Amplifier arrangement, circuit and method with improved...

Details Amplifier arrangement, circuit and method with improved... Amplifier arrangement, circuit and method with improved...

2006-01-10

2006-01-10

Nguyen, Khanh V. (Department: 2817)

Amplifiers

With semiconductor amplifying device

Including differential amplifier

C330S069000

Reexamination Certificate

active

06985037

ABSTRACT:
A load driver circuit is provided with an improved common mode rejection ratio. A voltage regulator (150) regulates a ground voltage (120) in response to variations in input voltage (110) and provides a regulated ground voltage. An amplifier stage has a first amplifier (140) with sense inputs coupled to receive voltage signals from a sense resistor (130) of the load driver circuit. The first amplifier (140) is powered by the input voltage (110) and the regulated ground voltage respectively, such that the common mode rejection ratio of the load driver circuit is reduced. In this way an arrangement, circuit and method is provided in which CMRR is drastically improved, rendering a single (or first) stage of a current sensing load driver circuit substantially immune to common mode noise.

REFERENCES:
patent: 4551687 (1985-11-01), Lukens
patent: 5043675 (1991-08-01), Gilbert
patent: 5861775 (1999-01-01), Chen et al.
patent: 6218901 (2001-04-01), Lukes et al.
patent: 6429700 (2002-08-01), Yang
patent: 1176711 (2001-07-01), None

Affiliated with

Also associated with

Rating

Amplifier arrangement, circuit and method with improved... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Amplifier arrangement, circuit and method with improved..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Amplifier arrangement, circuit and method with improved... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3591006