Amplifier, amplifying method, and filter

Amplifiers – Parametric amplifiers – Semiconductor type

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C330S004500, C327S355000

Reexamination Certificate

active

07990210

ABSTRACT:
An amplifier is provided which includes: a first variable capacitance device of which capacitance is variable, a second variable capacitance device of which capacitance is variable, electrically connected to the first variable capacitance device, and of an inverse conductivity type from the first variable capacitance device, and a first input unit for selectively inputting a bias voltage and a voltage signal to the first variable capacitance device and the second variable capacitance device, wherein, in the event that the bias voltage and the voltage signal are input to the first variable capacitance device and the second variable capacitance device, the capacitance of the first variable capacitance device and the second variable capacitance device is taken as a first value, and wherein the voltage signal is amplified with the capacitance of the first variable capacitance device and the second variable capacitance device as a second value smaller than the first value.

REFERENCES:
patent: 3591848 (1971-07-01), Otto
patent: 5530393 (1996-06-01), Guerrieri et al.
patent: 7495515 (2009-02-01), Branch et al.
patent: 7688130 (2010-03-01), Li et al.
patent: 2005/0275026 (2005-12-01), Tsividis et al.
European Search Report from European Patent Office dated Oct. 2, 2008, for Application No. 07806651.1-1233/1944865, 4 pages.
Figueiredo, P. M. et al., “The MOS Capacitor Amplifier”, IEEE Transactions on Circuits and Systems II: Express Briefs, IEEE Service Center, New York, NY ,vol. 51, No. 3, Mar. 2004, pp. 111-115.
Oliveira, J. P. et al., “Low-Power CMOS Comparator With Embedded Amplification for Ultra-high-speed ADCs”, IEEE International Symposium on Circuits and Systems, 2007, May 2007, pp. 3602-3605.
Ranganathan, S. et al., “Discrete-Time Parametric Amplification Based on a Three-Terminal MOS Varactor: Analysis and Experimental Results”, IEEE Journal on Solid-State Circuits, IEEE Service Center, Piscataway, NJ, US, vol. 38, No. 12, Dec. 2003, pp. 2087-2093.
L. Richard Carley et al., “High-Speed Low-Power Integrating CMOS Sampling-and-Holding Amplifier Architecture,” Proceedings of IEEE 1995 Custom Integrated Circuits conference, pp. 543-546, May 1995.
Y. Tsividis et al., “Strange Ways to Use the MOSFET,” IEEE International Symposium on Circuits and Systems, pp. 449-452, Jun. 1997.
Pietro Andreani et al., “On the Use of MOS Varactors in RF VCO's.”IEEE Journal of Solid State Circuits, pp. 905-910, Jun. 2000.
S. Ranganathan et al., “Discrete-Time Parametric amplification Based on a Three-Terminal MOS Varactor: Analysis and Experimental Results” IEEE Journal of Solid-State Circuits, vol. 38, No. 12, Dec. 2003, pp. 2087-2093.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Amplifier, amplifying method, and filter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Amplifier, amplifying method, and filter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Amplifier, amplifying method, and filter will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2739793

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.