Alternating data valid control signals for high performance data

Details Alternating data valid control signals for high performance data Alternating data valid control signals for high performance data

1996-03-25

1997-09-23

Harvey, Jack B.

395306, 395551, G06F 300

Patent

active

056713703

ABSTRACT:
A system and method which utilizes a unique bus protocol in conjunctions plural Dval.sub.-- control signals to minimize the dead time between blocks of data being transferred between components is a data processing system. The present invention introduces another latch-to-latch data valid control signal and alternates the usage of this signal during back to back data transfers from the same or different bus devices. In this manner the restore and tristate dead cycles are totally overlapped with the data transfer and the minimum possible number of dead cycle(s) is achieved between different blocks of data transfers. With the method of the present invention, data providers alternately activate the Dval.sub.-- signals and data receivers look at all Dval.sub.-- signals and if any one of them is active, then the data is considered valid and can be read.

REFERENCES:
patent: 3912947 (1975-10-01), Buchanan
patent: 4099231 (1978-07-01), Kotok et al.
patent: 4503497 (1985-03-01), Krygowski et al.
patent: 4570220 (1986-02-01), Tetrick et al.
patent: 4710893 (1987-12-01), McCutcheon et al.
patent: 4785394 (1988-11-01), Fischer
patent: 4961140 (1990-10-01), Pechanek et al.
patent: 5019965 (1991-05-01), Webb, Jr. et al.
patent: 5029124 (1991-07-01), Leahy et al.
patent: 5056015 (1991-10-01), Baldwin et al.
patent: 5113514 (1992-05-01), Albonesi et al.
patent: 5251308 (1993-10-01), Frank et al.
patent: 5253296 (1993-10-01), Castleberry, Jr. et al.
patent: 5261109 (1993-11-01), Cadambi et al.
patent: 5313594 (1994-05-01), Wakerly
patent: 5327570 (1994-07-01), Foster
patent: 5428753 (1995-06-01), Kondo et al.
IBM TDB Bulletin, "Address Pipelining with a Flexible Control Mechanism for Shared Bus Protocols," vol. 37 No. 06A, Jun. 1994, pp. 147-148.
IBM TDB Bulletin, "Magnetic Media Bus", vol. 36, No. 10, Oct. 1993, pp. 3-6.
IBM TDB Bulletin, "Local Transfer Bus Architecture for Personal Computer Control Adapters," vol. 36, No. 08, Aug. 1993, pp. 521-524.
IBM TDB Bulletin, "Improved Store-Thru Cache", vol. 34, No. 1, Jun. 1991, pp. 370-374.
IBM TDB Bulletin, "Monitoring of Computer Systems Input/Output Bus Functions," vol. 33, No. 7, Dec. 1990, pp. 465-467.
IBM TDB Bulletin, "High-Speed System I/O Bus Used to Connect A Processor to Multiple I/O Bus Controller Chips," vol. 33, No. 3A, Aug. 1990, pp. 419-423.
IBM TDB Bulletin, "Bus Data Transfer Controls for Personal Computers", vol. 30, No. 7, Dec. 1987, pp. 455-456.

Affiliated with

Also associated with

Rating

Alternating data valid control signals for high performance data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Alternating data valid control signals for high performance data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alternating data valid control signals for high performance data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1941846