Alternate DRAM refresh controlled by signal period detector

Details Alternate DRAM refresh controlled by signal period detector Alternate DRAM refresh controlled by signal period detector

1992-12-02

1995-05-30

Beausoliel, Jr., Robert W.

Boots, shoes, and leggings

3642469, 364DIG1, 3649649, 364DIG2, G06F 1134, G06F 702, G06F 722

Patent

active

054210054

ABSTRACT:
A signal period detection circuit detects the period of clock signals and generates a control signal for computer memory. The control signal is used in conjunction with an alternate refresh circuit that provides alternate refresh control signals to DRAM when the computer is not properly operating. When the clock period varies from normal operating parameters, the control signal is sent to the alternate refresh circuit to supply continuous refresh and power signals to the DRAM.

REFERENCES:
patent: 4901283 (1990-02-01), Hanbury et al.
patent: 4977537 (1990-12-01), Dias et al.
patent: 5089987 (1992-02-01), Nakao et al.
patent: 5241680 (1993-08-01), Cole et al.
patent: 5283885 (1994-02-01), Hollerbauer

Affiliated with

Also associated with

Rating

Alternate DRAM refresh controlled by signal period detector does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Alternate DRAM refresh controlled by signal period detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alternate DRAM refresh controlled by signal period detector will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-369663