Electricity: conductors and insulators – Boxes and housings – Hermetic sealed envelope type
Reexamination Certificate
2001-03-30
2003-11-25
Reichard, Dean A. (Department: 2831)
Electricity: conductors and insulators
Boxes and housings
Hermetic sealed envelope type
C361S760000, C361S764000, C257S670000, C257S737000, C257S738000
Reexamination Certificate
active
06653563
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to the field of microchip packaging and in particular to routing power and ground connections between the microchip and the package substrate.
2. Discussion of Related Art
Integrated circuits that use high power levels, need a dense pattern of power and ground lines to deliver the required current and achieve expected performance. As the power requirements for a circuit increase, more of the normal interconnect layers (e.g. M5 and M6 on P860) are needed for routing power and ground and they are less available for routing signals. The need for routing power and ground must be addressed by adding more interconnect layers.
FIG. 1A
is an illustration of a die surface with a C4 bump pattern containing I/O for signal, power, and ground. Challenges to provide finer pitch bumps between a die and a die package have increased routing and routing complexity at the die surface.
FIG. 1B
is an illustration of a die surface with ABM bumps connected to ground (Vss) and power (Vdd) lines on the chip. With this design, minimum spacing between bumps is approximately 75 microns, bump diameters approximately 75 microns, with a minimum pitch of 150 microns to efficiently route signal lines.
SUMMARY OF THE INVENTION
An apparatus, comprising: a die having a surface, comprising: an array of electrically conductive bumps; and a plurality of electrically conductive bars positioned within the array of electrically conductive bumps.
REFERENCES:
patent: 4710798 (1987-12-01), Marcantonio
patent: 5083187 (1992-01-01), Lamson et al.
patent: 5336992 (1994-08-01), Saito et al.
patent: 5886409 (1999-03-01), Ishino et al.
patent: 5943597 (1999-08-01), Kleffner et al.
patent: 6057596 (2000-05-01), Lin et al.
patent: 6171888 (2001-01-01), Lynch et al.
patent: 6307256 (2001-10-01), Chiang et al.
patent: 0 361 825 (1990-04-01), None
patent: 01-015737 (1990-08-01), None
patent: 10-301301 (2000-05-01), None
patent: 10-364236 (2000-07-01), None
patent: 11-111074 (2000-11-01), None
PCT Search Report, International Application No.: PCT/US 02/08905, Apr. 10, 2003.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Reichard Dean A.
Walkenhorst W. David
LandOfFree
Alternate bump metallurgy bars for power and ground routing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Alternate bump metallurgy bars for power and ground routing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alternate bump metallurgy bars for power and ground routing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3124626