All-digital power-on reset device

Details All-digital power-on reset device All-digital power-on reset device

2008-03-25

2008-03-25

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S143000, C327S198000

Reexamination Certificate

active

07348815

ABSTRACT:
A method and system is disclosed for creating a timing delay for power-on reset. A state machine is formed with three states. It resets a counter value to a predetermined number in an initial state, and increments the counter value for a predetermined number of reset cycles in a reset state until the counter value reaches a predetermined value for creating the time delay, and ends the reset state in a finish state if the counter reaches the predetermined value and if a randomly generated value matches a predetermined signature, wherein if in the reset state the randomly generated value does not match the signature or if in the finish state either the counter value does not reach the predetermined value or the randomly generated value does not match the signature, the initial state starts and subsequently enters the reset state after resetting the counter value.

REFERENCES:
patent: 6173436 (2001-01-01), Ciccone et al.
patent: 6278302 (2001-08-01), El-Kik
patent: 2006/0261868 (2006-11-01), Ju et al.

Affiliated with

Also associated with

Rating

All-digital power-on reset device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with All-digital power-on reset device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and All-digital power-on reset device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2811661