All digital phase locked loop

Details All digital phase locked loop All digital phase locked loop

1990-12-24

1992-04-28

Safourek, Benedict V.

Pulse or digital communications

Spread spectrum

Direct sequence

375120, H03D 324

Patent

active

051093944

ABSTRACT:
An all-digital phase-locked loop (PLL) for synchronizing an output clock signal with a reference clock signal. The PLL has a multiple-tap, digital delay chain in its forward path for delaying the output clock signal, which delay chain is controlled by a digital number stored by a counter in its feedback path. A phase detector in the feedback path provides LEAD and LAG signals, the status of which indicates whether the output clock signal leads or lags the reference signal. In response to the LEAD and LAG signals, a digital sequencer in the feedback path generates the digital number and stores it in the counter. The digital sequencer changes the digital number until the state of the LEAD and LAG signals reverses, and then returns the counter back to its state prior to LEAD and LAG reversal, for synchronism. The digital sequencer also causes a phase reversal of the output signal where the number of delay taps needed for synchronism is large. As a result of the all-digital circuitry, use of unstable prior art voltage-controlled oscillators is obviated.

REFERENCES:
patent: 3238459 (1966-03-01), Landee
patent: 3839599 (1974-10-01), Pitrode
patent: 4151485 (1979-04-01), LaFratta
patent: 4374438 (1983-02-01), Crowley
patent: 4386323 (1983-05-01), Jansen
patent: 4400817 (1983-08-01), Sumner
patent: 4538119 (1985-08-01), Ashida
patent: 4563657 (1986-01-01), Qureshi et al.
patent: 4568888 (1986-02-01), Kimura et al.
patent: 4569065 (1986-02-01), Cukier
patent: 4617679 (1986-10-01), Brooks
patent: 4677648 (1987-06-01), Zurfluh
patent: 4715050 (1987-12-01), Tanaka et al.
patent: 4743857 (1988-05-01), Childers
patent: 4780844 (1988-10-01), Keller
patent: 4789996 (1988-12-01), Butcher
patent: 4795985 (1989-01-01), Gailbreath, Jr.
patent: 4808884 (1989-02-01), Hull et al.
patent: 4821297 (1989-04-01), Bergmann et al.
patent: 4847870 (1989-07-01), Butcher

Affiliated with

Also associated with

Rating

All digital phase locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with All digital phase locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and All digital phase locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1253202