Alignment of parity bits to eliminate errors in switching from a

Details Alignment of parity bits to eliminate errors in switching from a Alignment of parity bits to eliminate errors in switching from a

1995-04-28

1998-11-17

Gordon, Paul P.

Excavating

371 682, 364187, H04L 524

Patent

active

058386980

ABSTRACT:
Glitchless switching between active and standby telecommunication apparatus having hierarchical nested parity bits is provided. A higher order parity bit is calculated based on defined data as well as a lower order parity bit. A method is provided for aligning each parity bit generated by a standby processor with a corresponding parity bit independently generated by an active processor. This alignment is accomplished prior to output frames of data being supplied by the standby processor in order to provide glitchless switching such that the first frame of data supplied by the standby processor contains parity bits which are in agreement with the corresponding data in the frame.

REFERENCES:
patent: 4543651 (1985-09-01), Chang
patent: 4546475 (1985-10-01), Sharpless et al.
patent: 5392424 (1995-02-01), Cook
patent: 5406563 (1995-04-01), Loebig

Affiliated with

Also associated with

Rating

Alignment of parity bits to eliminate errors in switching from a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Alignment of parity bits to eliminate errors in switching from a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alignment of parity bits to eliminate errors in switching from a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-892321