Alignment of clock signal with data signal

Details Alignment of clock signal with data signal Alignment of clock signal with data signal

2003-12-17

2009-02-03

Ghayour, Mohammad H (Department: 2611)

Pulse or digital communications

Synchronizers

C375S355000, C375S375000, C375S376000

Reexamination Certificate

active

07486752

ABSTRACT:
A received clock signal is aligned (“eye centered”) with a received data signal by recovering a separate clock from the data signal and comparing and aligning the received clock with the recovered clock by delaying one or both of the received clock and the received data as necessary. After the necessary delays are set, the comparison/alignment circuitry can be turned off, until the next time alignment is necessary, to conserve power. In a multiple channel system, any combination of each received data channel, the received clock, or individual branches of the received clock in each channel can be delayed as necessary. Each channel can have its own comparison/alignment circuitry so that all channels can be aligned simultaneously, or re-usable circuitry can be provided for connection sequentially to each channel where sequential alignment of the channels is fast enough.

REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 5313499 (1994-05-01), Coburn
patent: 5566204 (1996-10-01), Kardontchik et al.
patent: 5670913 (1997-09-01), Garcia Palancar
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5802103 (1998-09-01), Jeong
patent: 5909126 (1999-06-01), Cliff et al.
patent: 6008680 (1999-12-01), Kyles et al.
patent: 6031428 (2000-02-01), Hill
patent: 6118316 (2000-09-01), Tamamura et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6215689 (2001-04-01), Chhor et al.
patent: 6215835 (2001-04-01), Kyles
patent: 6407576 (2002-06-01), Ngai et al.
patent: 6483886 (2002-11-01), Sung et al.
patent: 6549596 (2003-04-01), Cretti et al.
patent: 6614314 (2003-09-01), d'Haene et al.
patent: 6650140 (2003-11-01), Lee et al.
patent: 6662305 (2003-12-01), Salmon et al.
patent: 6724328 (2004-04-01), Lui et al.
patent: 6763060 (2004-07-01), Knapp
patent: 6763061 (2004-07-01), Strait et al.
patent: 6832173 (2004-12-01), Starr et al.
patent: 6888905 (2005-05-01), Cheah et al.
patent: 6977959 (2005-12-01), Brunn et al.
patent: 7149914 (2006-12-01), Asaduzzaman et al.
patent: 7170964 (2007-01-01), Kocaman et al.
patent: 7272677 (2007-09-01), Venkata et al.
patent: 2001/0033188 (2001-10-01), Aung et al.
patent: 2002/0022356 (2002-02-01), Shiflet
patent: 2002/0030522 (2002-03-01), Nakamura
patent: 2003/0052709 (2003-03-01), Venkata et al.
patent: 2003/0086517 (2003-05-01), Vallet et al.
patent: 2003/0155955 (2003-08-01), Andrasic et al.
patent: 2004/0141577 (2004-07-01), Brunn et al.
patent: 2004/0205416 (2004-10-01), Shirota
patent: 2005/0031065 (2005-02-01), Gupta et al.
U.S. Appl. No. 10/059,014, filed Jan. 29, 2002, Lee et al.
U.S. Appl. No. 10/209,633, filed Jul. 30, 2002, Starr et al.
U.S. Appl. No. 10/273,899, filed Oct. 16, 2002, Venkata et al.
U.S. Appl. No. 10/317,262, filed Dec. 10, 2002, Venkata et al.
U.S. Appl. No. 10/317,264, filed Dec. 10, 2002, Venkata et al.
U.S. Appl. No. 10/349,541, filed Jan. 21, 2003, Venkata et al.
U.S. Appl. No. 10/637,982, filed Aug. 8, 2003, Venkata et al.
U.S. Appl. No. 10/668,900, filed Sep. 22, 2003, Asaduzzaman et al.
U.S. Appl. No. 10/672,901, filed Sep. 26, 2003, Asaduzzaman et al.
U.S. Appl. No. 10/713,877, filed Nov. 13, 2003, Churchill et al.
U.S. Appl. No. 10/722,665, filed Nov. 26, 2003, Wortman et al.
U.S. Appl. No. 10/470,120, filed Dec. 17, 2003, Wang et al.
U.S. Appl. No. 10/739,445, filed Dec. 17, 2003, Kwasniewski et al.
Cook, Barry M., “IEEE 1355 Data-Strobe Links: ATM Speed at RS232 Cost”, Microprocessors and Microsystems, Elsevier, UK, vol. 21, No. 7-8, pp. 421-428 (Mar. 30, 1998).
Konstas, Jason, “Converting Wide, Parallel Data Buses to High Speed Serial Links”, Cypress Semiconductor, pp. 19-30 (1999).
Lemme, Helmuth, “Schnelle Chips Für Flaschenhälse” Eletonik, Franzis Verlag GMBH. Munchen, DE, vol. 40, No. 22, pp. 104-109 (Oct. 29, 1991).
“Lucent Introduces 10Gb/s Ethernet FPGAs”, Programmable Logic News and Views, Electronic Trend Publications, Inc., vol. IX, No. 11, pp. 7-8 (Nov. 2000).
“ORACA ORT82G5 0.622/1.0-1.25/2.0-2.5/3.125 Gbits/s Backplane Interface FPSC”, Lucent Technologies, Microelectronics Group, Product Brief, pp. 1-8 (Feb. 2001).
“ORACA ORT82G5 1.0—1.25/2.0-2.5/3.125 Gbits/s Backplane Interface FPSC”, Preliminary Data Sheet, Agree Systems Inc., pp. 1-35 (Jul. 2001).
“ORACA ORT8850 Field-Programmable System Chip (FPSC) Eight-Channel × 850 Mbits/s Backplane Transceiver”,Data Sheet, Agere Systems Inc., pp. 1-6 (Jul. 2001).
“ORACA ORT8850 Field-Programmable System Chip (FPSC) Eight-Channel × 850 Mbits/s Backplane Transceiver”, Product Brief, Agere Systems Inc., pp. 1-6 (Jul. 2001).
“Protocol Independent Gigabit Backplane Transceiver Using Lucent ORT4622/ORT8850 FPSCs”, Lucent Technologies, Microelectronics Group, Application Note, pp. 1-10 (Jun. 2000).
“Rocket I/O Transceiver User Guide”, UG024 (v1.2), Xilinx, Inc. (Feb. 25, 2002).
“Virtex-II Pro Platform FPGA Handbook”, UG012 (v1.0), pp. 1-6, 27-32, 121-126, and 162-180, Xilinx, Inc. (Jan. 31, 2002).
“Virtex-II Pro Platform FPGAs: The Platform for Programmable Systems”, <http://www.xilinx.com/virtex2pro> (visited Mar. 5, 2002).
U.S. Appl. No. 10/740,120, filed Dec. 17, 2003, Wang et al.

Affiliated with

Also associated with

Rating

Alignment of clock signal with data signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Alignment of clock signal with data signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alignment of clock signal with data signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4140287