Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2008-01-01
2008-01-01
Chan, Wing (Department: 2616)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S509000, C375S356000, C713S375000
Reexamination Certificate
active
07315546
ABSTRACT:
Disclosed is a method and apparatus for aligning clock domains over an asynchronous network between a source controlled by a first clock and a destination controlled by a second clock. The predicted delay is estimated for transmitting packets between a source and destination over the network. The time-stamped synchronization packets are sent to the destination, each time-stamped synchronization packet carries timing information based on a master clock at the source. A set of synchronization packets are received at the destination to create a set of data points, and the set of data points is weighted so that synchronization packets exhibiting a delay further from the expected delay are accorded less weight than synchronization packets exhibiting a delay closer to the expected delay. The expected delay is updated to create a current delay estimate based on the set of data points taking into account the different weighting of the data points. These steps are continually repeated on new sets of data points created from newly received synchronization packets using the current delay estimate for the expected delay. And a clock domain at the destination is continually aligned with a clock domain at the source based on the current delay estimate for packets traversing the network between the source and destination.
REFERENCES:
patent: 4569042 (1986-02-01), Larson
patent: 5260978 (1993-11-01), Fleischer et al.
patent: 5526362 (1996-06-01), Thompson et al.
patent: 5565923 (1996-10-01), Zdepski
patent: 5689689 (1997-11-01), Meyers et al.
patent: 5822383 (1998-10-01), Muntz et al.
patent: 5896427 (1999-04-01), Muntz et al.
patent: 5966387 (1999-10-01), Cloutier
patent: 5995570 (1999-11-01), Onvural et al.
patent: 6259677 (2001-07-01), Jain
patent: 6363073 (2002-03-01), Nichols
patent: 6493832 (2002-12-01), Itakura et al.
patent: 6629249 (2003-09-01), Gonzalez
patent: 6658025 (2003-12-01), Mauritz et al.
patent: 7031306 (2006-04-01), Amaral et al.
patent: 7047435 (2006-05-01), Liou et al.
patent: 2001/0000071 (2001-03-01), Nichols
patent: 2002/0136335 (2002-09-01), Liou et al.
patent: 2006/0153182 (2006-07-01), Lockridge et al.
patent: 1 146 678 (2001-10-01), None
patent: 0150674 (2001-07-01), None
patent: WO 01/50674 (2001-07-01), None
Mills, D.L.; “Internet Time Synchronization: the Network Time Protocol”; Network Working Group, Request for Comments: 1129; pp. i-27; University of Delaware; Newark; USA, 1989.
Ahmed, Hassan J.; Adaptive Terminal Synchronization in Packet Data Networks; IEEE; 1989; Electrical, Computer and Systems Engineering Department, Boston University; Boston.
Barrack Craig
Repko Willem L.
Simons Petrus W.
Van Der Valk Robertus L.
Chan Wing
Cho Hong Sol
Laubscher, Jr. Lawrence E.
Zarlink Semiconductor Inc.
LandOfFree
Alignment of clock domains in packet networks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Alignment of clock domains in packet networks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alignment of clock domains in packet networks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2776420