Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
2003-04-22
2004-11-09
Chambliss, Alonzo (Department: 2827)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257S776000, C257S797000, C174S262000, C438S401000, C438S462000, C438S620000
Reexamination Certificate
active
06815826
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to semiconductor devices and methods of making such devices. More particularly, the invention relates to solid state materials and to a novel method of aligning buried structures formed in such solid state materials.
BACKGROUND OF THE INVENTION
The fabrication of integrated circuits (IC) devices on semiconductor wafers include various steps during which patterns are transferred from photolithographic masks on the wafers. The masking step involves an etching step and defines predefined areas to be exposed on the wafer for subsequent processing, for example, oxidation, metallization, or doping, among others. This photolithographic process is repetitively performed until desired patterns of materials are formed on the semiconductor wafer.
As the dimensions of these patterns become increasingly smaller, it is strictly required to accurately align the patterns previously formed on the semiconductor wafer with a pattern that is to be subsequently formed, and to minimize the misalignment between IC layers. To accurately carry out this process, the semiconductor industry employs alignment marks which are provided at predetermined position on the surface of a wafer, so that relative positioning between patterns is performed referring to these marks.
Typically, alignment marks are topographical patterns, such as squares, crosses or chevrons, among others, which are formed by etching into the wafer to provide slit patterns constituted of longitudinal indentations over specific intervals at semiconductor surface, an insulating layer or other layers of a semiconductor substrate.
The formation of alignment marks is typically executed simultaneously with, or after, other processes, for example the formation of metallization layers over a semiconductor substrate. In this case, the etching of the alignment mark must be conducted with extreme care, to avoid overetching of the substrate and/or of the underlying layers, which could be metal layers. Another problem posed by the formation of the alignment marks under these circumstances is the readability of the mark, particularly when an oxide layer covers the mark. As known in the industry, the formation of semiconductor devices requires, in most cases, a series of oxidation steps to form various oxide layers at different stages of processing. For example, new isolation processes such as shallow trench isolation (STI) necessitate a thick oxide layer formed over both the wafer and the alignment marks. When the thick oxide layer is later polished, typically by chemical mechanical polishing, to create a planar surface, the alignment marks on a new overlying layer on the wafer are flattened after planarization, causing alignment target reading problems.
Another problem encountered by conventional alignment processes relates to the alignment of various buried structures. As the semiconductor industry is exploring new ways of increasing the amount of active surface area on the integrated circuit chips, particularly on those employing monocrystalline semiconductor substrates, attempts to create and develop new technologies have been made continuously. For example, one technology proposed by the semiconductor industry is the so-called Silicon-On-Insulator (SOI) process, wherein oxygen atoms are implanted at high dose and energy to form a silicon dioxide insulating layer between the upper surface of the original monocrystalline substrate and the bottom bulk portion of the same substrate. Although the SOI devices have many advantages, such as reduced parasitic capacitance due to the buried insulating layer, the process is relatively expensive because of the high costs of implanting the oxygen atoms and curing of the implant-induced defects. Further, buried structures such as SOI devices are completely covered by the reformed monocrystalline semiconductor substrate and thus they become essentially non-readable for alignment purposes.
Accordingly, there is a need for an improved method of increasing the available active surface area on integrated circuit chips fabricated on monocrystalline substrates by forming buried structures within such substrates. There is also a need for a more advantageous alignment process for such buried structures formed in monocrystalline superconducting substrates. There is further a need for an improved metallization scheme which facilitates the formation of active devices on SOI substrates and on the more novel Silicon-On-Nothing (SON) substrates, as well as a need for accurate alignment of such metallization scheme with subsequently formed layers.
BRIEF SUMMARY OF THE INVENTION
The present invention provides a method of forming an alignment mark for aligning a plurality of empty-spaced patterns formed in semiconductor monocrystalline substrates. According to an exemplary embodiment, alignment metal marks are formed of a conductive material having a melting temperature higher than the annealing temperature used to form the empty-spaced patterns. The alignment marks are formed prior to the formation of empty-spaced buried patterns formed in a monocrystalline substrate, so that the empty-space buried patterns are aligned to the marks. Holes could be next formed in the monocrystalline substrate to connect surfaces of the substrate with the previously formed empty-space patterns. The whole assembly is subsequently exposed to an oxidizing atmosphere so that the inner surfaces of the empty-space patterns are oxidized. The empty-space patterns could then be filled with a suitable conducting material to form, for example, buried conductors and/or buried plate patterns. Subsequent semiconductor structures that are formed as part of desired semiconductor devices can be also aligned to the marks. This way, a proper alignment of the semiconductor devices to the buried conductors and/or buried plate patterns is achieved.
REFERENCES:
patent: 5538819 (1996-07-01), DeMarco et al.
patent: 5712189 (1998-01-01), Plumton et al.
patent: 5747842 (1998-05-01), Plumton
patent: 5889298 (1999-03-01), Plumton et al.
patent: 5920121 (1999-07-01), Forbes et al.
patent: 5937286 (1999-08-01), Abiko
patent: 5943581 (1999-08-01), Lu et al.
patent: 6025261 (2000-02-01), Farrar et al.
patent: 6054361 (2000-04-01), Tan et al.
patent: 6080635 (2000-06-01), Jang et al.
patent: 6081040 (2000-06-01), Okuda et al.
patent: 6093640 (2000-07-01), Hsu et al.
patent: 6100176 (2000-08-01), Forbes et al.
patent: 6121126 (2000-09-01), Ahn et al.
patent: 6133111 (2000-10-01), Sur et al.
patent: 6136662 (2000-10-01), Allman et al.
patent: 6157087 (2000-12-01), Zhao et al.
patent: 6215197 (2001-04-01), Iwamatsu
patent: 6303460 (2001-10-01), Iwamatsu
patent: 6303472 (2001-10-01), Queirolo et al.
patent: 6352904 (2002-03-01), Tan et al.
patent: 6352909 (2002-03-01), Usenko
patent: 6383924 (2002-05-01), Farrar et al.
patent: 6417072 (2002-07-01), Coronel et al.
patent: 6462428 (2002-10-01), Iwamatsu
patent: 6576529 (2003-06-01), Boulin et al.
patent: 6579738 (2003-06-01), Farrar et al.
patent: 6696746 (2004-02-01), Farrar et al.
F.A.Nichols, et al. -“Surface-(Interface-) and Volume-Diffusion Contributions to Morphological Changes Driven by Capiliarity,” Transactions of the Metallurgical Society of AIME, vol. 233, Oct. 1965, pp. 1840-1848*.
Tsutomu Sato, et al. -“A New Substrate Engineering for the Formation of Empty Space in Silicon (ESS) Induced by Silicon Surface Migration,” IEEE 1999, pp. 517-520*.
Farrar Paul A.
Geusic Joseph E.
Chambliss Alonzo
Dickstein , Shapiro, Morin & Oshinsky, LLP
LandOfFree
Alignment for buried structures formed by surface... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Alignment for buried structures formed by surface..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alignment for buried structures formed by surface... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3361406