Electrical computers and digital processing systems: processing – Processing architecture – Vector processor
Reexamination Certificate
2011-01-04
2011-01-04
Kim, Kenneth S (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Vector processor
C712S222000
Reexamination Certificate
active
07865693
ABSTRACT:
Mechanisms for aligning enhanced precision vectors based on reduced precision data values are provided. At least one data value, having a first precision type, is received for storing in a vector register. The vector register stores data as a vector having a plurality of vector elements. The first precision type is modified to have a second precision type different in precision than the first precision type to thereby generate at least one modified data value. The at least one modified data value is stored in at least one vector element of the plurality of vector elements. An alignment of the at least one modified data value is determined relative to a boundary of a vector element of the vector register. An alignment operation to re-align the at least one modified data value based on the boundary of the vector element of the vector register is performed.
REFERENCES:
patent: 3389379 (1968-06-01), Erickson et al.
patent: 5646875 (1997-07-01), Taborn et al.
patent: 5933650 (1999-08-01), van Hook et al.
patent: 6317824 (2001-11-01), Thakkar et al.
patent: 6839828 (2005-01-01), Gschwind et al.
patent: 2007/0011441 (2007-01-01), Eichenberger et al.
patent: 2008/0034357 (2008-02-01), Gschwind
patent: 2009/0037694 (2009-02-01), Luick et al.
patent: 2009/0049113 (2009-02-01), Muff et al.
patent: 2009/0198966 (2009-08-01), Gschwind et al.
patent: 2009/0198977 (2009-08-01), Gschwind et al.
patent: 2009/0307656 (2009-12-01), Eichenberger et al.
patent: 2010/0095087 (2010-04-01), Eichenberger et al.
patent: 2010/0095097 (2010-04-01), Gschwind
patent: 2010/0095098 (2010-04-01), Gschwind
patent: 2010/0095285 (2010-04-01), Gschwind
“Power ISA, Version 2.04”, IBM Corporation, Apr. 3, 2007, accessible at http://www.power.org/resources/downloads/PowerISA—203.Public.pdf, 874 pages (21 pages submitted herewith).
“Synergistic Processor Unit Instruction Set Architecture, Version 1.2”, IBM Corporation, Jan. 27, 2007, http://www-01.ibm.com/chips/techlib/techlib.nsf/techdocs/76CA6C7304210F3987257060006F2C44/$file/SPU—ISA—v1.2—27Jan2007—pub.pdf, 279 pages.
“The VIS Instruction Set, Version 1.0”, Sun Microsystems Inc., A White Paper, Jun. 2002, 34 pages.
Bachega, Leonardo et al., “A High-Performance SIMD Floating Point Unit for BlueGene/L: Architecture, Compilation, and Algorithm Design”, Proceedings of the 13th International Conference on Parallel Architecture and Compilation Techniques (PACT'04), pp. 1-12, 2004.
Eichenberger, Alexandre E. et al., “Optimizing Compiler for a CELL Processor”, IEEE, PACT'05, 2005, http://domino.research.ibm.com/comm/research—projects.nsf/pages/cellcompiler.refs.html/$FILE/paper-eichen-pact05.pdf, 12 pages.
Eichenberger, Alexandre E. et al., “Using advanced compiler technology to exploit the performance of the Cell Broadband Engine architecture”, IBM Corporation, IBM Systems Journal, vol. 45, No. 1, 2006, http://www.research.ibm.com/journals/sj/451/eichenberger.pdf, pp. 59-84.
Gibbs, Ben et al., “IBM eServer BladeCenter JS20 PowerPc 970 Programming Environment”, Jan. 2005, www.redbooks.ibm.com/redpapers/pdfs/redp3890.pdf, 140 pages.
Gschwind, Michael et al., “Synergistic Processing in Cell's Multicore Architecture”, IEEE Micro, vol. 26, No. 2, 2006, pp. 10-24.
Thompson, Tom, “AltiVec Revealed”, MACTECH, vol. 15, No. 7, 1999, http://www.mactech.com/articles/mactech/Vol.15/15.07/AltiVecRevealed/, 19 pages.
Wait, C.D., “IBM PowerPC 440 FPU with complex-arithmetic extensions”, IBM Corporation, IBM J. Res. & Dev., vol. 49, No. 2/3, Mar./May 2005, http://www.research.ibm.com/journal/rd/492/wait.pdf, pp. 249-254.
Bik, Aart J.C. et al., “Automatic Intra-Register Vectorization for the Intel Architecture”, International Journal of Parallel Programming, vol. 30, No. 2, Apr. 2002, pp. 65-98.
Eichenberger, Alexandre et al., “Vectorization for SIMD Architectures with Alignment Constraints”, Proceedings of the Conference on Programming Language Design and Implementation (PLDI), 2004, 12 pages.
Wu, Peng et al., “An Integrated Simdization Framework Using Virtual Vectors”, Proceedings of the International Conference on Supercomputing (ICS), 2005, 10 pages.
Wu, Peng et al., “Efficient SIMD Code Generation for Runtime Alignment and Length Conversion”, Proceedings of the International Symposium on Code Generation and Optimization (CGO), 2005, 12 pages.
“Intel 64 and IA-32 Architectures Software Developer's Manual, vol. 1: Basic Architecture”, Intel Corporation, Sep. 2008, http://download.intel.com/design/processor/manuals/253665.pdf, 496 pages. (23 pages submitted Herewith.)
Gschwind, Michael K., “Array Reference Safety Analysis in the Presence of Loops with Conditional Control Flow”, U.S. Appl. No. 12/250,562, filed Oct. 14, 2008.
Gschwind, Michael K., “Generating and Executing Programs for a Floating Point Single Instruction Multiple Data Instruction Set Architecture”, U.S. Appl. No. 12/250,581, filed Oct. 14, 2008.
Eichenberger, Alexandre E. et al., “Dynamic Data Driven Alignment and Data Formatting in a Floating-Point SIMD Architecture”, U.S. Appl. No. 12/250,584, filed Oct. 14, 2008.
Gschwind, Michael K., “Floating Point Only Single Instruction Multiple Data Instruction Set Architecture”, U.S. Appl. No. 12/250,575, filed Oct. 14, 2008.
USPTO U.S. Appl. No. 12/250,562, Image File Wrapper printed Jul. 16, 2010, 2 pages.
USPTO U.S. Appl. No. 12/250,575, Image File Wrapper printed Jul. 16, 2010, 3 pages.
USPTO U.S. Appl. No. 12/250,581, Image File Wrapper printed Jul. 16, 2010, 2 pages.
USPTO U.S. Appl. No. 12/250,584, Image File Wrapper printed Jul. 16, 2010, 2 pages.
Eichenberger Alexandre E.
Fleischer Bruce M.
Gschwind Michael K.
Corsello Kenneth R.
International Business Machines - Corporation
Kim Kenneth S
Lammes Francis
Walder, Jr. Stephen J.
LandOfFree
Aligning precision converted vector data using mask... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Aligning precision converted vector data using mask..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Aligning precision converted vector data using mask... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2738224