Pulse or digital communications – Synchronizers
Reexamination Certificate
2006-03-07
2006-03-07
Pascal, Robert (Department: 2631)
Pulse or digital communications
Synchronizers
Reexamination Certificate
active
07010072
ABSTRACT:
An aligned clock forwarding scheme of an electronic system includes a first circuit path generating an aligned clock output signal to a subsystem and a second circuit path generating an aligned data signal to the subsystem. An external clock input serves as the source of the clock signal for the aligned clock forwarding scheme. A multiplication circuit receives the external clock input and sends multiplied clock signals to control the first and second circuit paths. The two circuit paths have the same physical characteristics so that both clock output and data signals experience the same environmental effect. There is no additional skew incurred between the clock and data signals during the data transfer between the two subsystems.
REFERENCES:
patent: 5115455 (1992-05-01), Samaras et al.
patent: 5359630 (1994-10-01), Wade et al.
patent: 6738417 (2004-05-01), Kim et al.
patent: 6751743 (2004-06-01), Theodoras, II et al.
Chen Tsan-Hui
Lee Ming-Hsien
Flanagan Krista
Pascal Robert
Silicon Integrated Systems Corporation
LandOfFree
Aligned clock forwarding scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Aligned clock forwarding scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Aligned clock forwarding scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3613284