Agile, low phase noise clock synthesizer and jitter attenuator

Details Agile, low phase noise clock synthesizer and jitter attenuator Agile, low phase noise clock synthesizer and jitter attenuator

2006-06-21

2009-02-17

Cox, Cassandra (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S147000

Reexamination Certificate

active

07492195

ABSTRACT:
A phase locked loop circuit, system, and method of operation are provided. The phase-locked loop (PLL) includes a first PLL and a second PLL. The first PLL is nested inside the second PLL. According to one embodiment, the first PLL is coupled to the output of a surface acoustic wave (SAW) resonator, and includes first divider coupled within a feedback loop of the first PLL. The second PLL is coupled between an input of the overall PLL circuit, and output from the first PLL and the first divider. According to a second embodiment, the second PLL includes a SAW voltage-controlled oscillator (VCSO) and a second divider coupled to an output of the first PLL. Regardless of whether the first or second embodiments are contemplated, the nested first and second PLL circuits provide an agile, low phase noise, clock synthesizer and jitter attenuator hereof.

REFERENCES:
patent: 6333678 (2001-12-01), Brown et al.
patent: 6380703 (2002-04-01), White
patent: 6933794 (2005-08-01), Ogiso
patent: 7064617 (2006-06-01), Hein et al.
patent: 7078980 (2006-07-01), Muramatsu
patent: 2001/0028277 (2001-10-01), Northam
patent: 2004/0022340 (2004-02-01), Jaehne et al.
patent: 2004/0232995 (2004-11-01), Thomsen et al.
patent: 2005/0077970 (2005-04-01), Da Dalt et al.
patent: 2005/0088867 (2005-04-01), Iotov et al.
U.S. Appl. No. 11/419,658 entitled Phase-Locked Loop, System, and Method That Utilizes Internal Feedback to Increase the Lock Range of the Phase-Locked Loop, filed May 22, 2006.
U.S. Appl. No. 10/947,519 entitled Frequency Synthesizer Having a More Versatile and Efficient Fractional-N Control Circuit and Method, filed Sep. 22, 2004.
De Muer et al., “A 1.8 GHz CMOS ΔΣ Fractional-N Synthesizer,” EP Solid-State Circuits Conference, 2001, 4 pages.
Ahola et al., “A 2 GHz ΔΣ Fractional-N Frequency Synthesizer in 0.35 μm CMOS,” EP Solid-State Circuits Conference, 2004, 4 pages.
Heuberger et al., “Integrated RF transmitter based on SAW Oscillator,” 23rd EP Solid-State Circuits Conference, Sep. 1997, 4 pages.

Affiliated with

Also associated with

Rating

Agile, low phase noise clock synthesizer and jitter attenuator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Agile, low phase noise clock synthesizer and jitter attenuator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Agile, low phase noise clock synthesizer and jitter attenuator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4061387