Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates – Thinning of semiconductor substrate
Patent
1998-03-09
2000-11-28
Mulpuri, Savitri
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
Thinning of semiconductor substrate
438795, 438977, 438473, H01L 2130
Patent
active
061534951
ABSTRACT:
A method for making a semiconductor device from a plurality of semiconductor substrates includes the steps of: processing at least one surface of at least one of the substrates; thinning at least one of the substrates; bonding the processed and thinned substrates together so that the at least one processed surface defines an outer surface of the semiconductor device; and annealing the bonded together substrates at a relatively low anneal temperature so as to not adversely effect the at least one processed surface. The step of thinning preferably comprises removing a surface portion of the least one substrate opposite the processed surface, to a thickness of less than about 200 .mu.m. A gettering layer may be formed for the at least one substrate prior to thinning. Accordingly, the step of thinning removes the gettering layer. An implanted region may be formed at a surface of the at least one substrate opposite the processed surface prior to bonding. The implanting may comprise implanting with a lifetime killing implant or a dopant. An epitaxial layer may be formed on the backside of a substrate. The step of processing may include forming a metal layer. Thus, the anneal temperature is preferably less than a temperature related to a characteristic of the metal layer. For an aluminum layer, the anneal temperature is preferably less than about 450.degree. C. If a barrier metal is used between the aluminum and substrate, the anneal temperature may be in a range of about 450 to 550.degree. C.
REFERENCES:
patent: 4977438 (1990-12-01), Abbas
patent: 4994884 (1991-02-01), Kato et al.
patent: 5027180 (1991-06-01), Nishizawa et al.
patent: 5162241 (1992-11-01), Mori
patent: 5207864 (1993-05-01), Bhat et al.
patent: 5240876 (1993-08-01), Gaul et al.
patent: 5270230 (1993-12-01), Sakurai
patent: 5323059 (1994-06-01), Rutter et al.
patent: 5376580 (1994-12-01), Kish et al.
patent: 5426314 (1995-06-01), Nishizawa et al.
patent: 5459339 (1995-10-01), Sakurai et al.
patent: 5483487 (1998-07-01), Weeks et al.
patent: 5493134 (1996-02-01), Mehrotra et al.
patent: 5506153 (1996-04-01), Brunner et al.
patent: 5541122 (1996-07-01), Tu et al.
patent: 5608237 (1997-03-01), Aizawa et al.
patent: 5654583 (1997-08-01), Okuno et al.
patent: 5783477 (1998-07-01), Kish, Jr. et al.
patent: 5952694 (1999-09-01), Miyawali et al.
Hobart Karl
Kub Francis J.
Neilson John
Temple Victor
Intersil Corporation
Mulpuri Savitri
LandOfFree
Advanced methods for making semiconductor devices by low tempera does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Advanced methods for making semiconductor devices by low tempera, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Advanced methods for making semiconductor devices by low tempera will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1725136