Advanced encryption standard (AES) hardware cryptographic...

Cryptography – Particular algorithmic function encoding

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C380S030000, C380S044000, C380S263000, C380S277000, C380S286000

Reexamination Certificate

active

10445110

ABSTRACT:
A cryptographic method and related implements the Rijndael—AES encryption standard. In one improvement, the decryption round keys are generated on a round by round basis from the final Nk round keys saved from a previous encryption key scheduling operation. Latency and memory requirements are thereby minimized. S-boxes for the AES key generation and cipher operation itself, may be implemented multiple times in different ways with different power signatures, with a pseudo-random selection of the pathway for the different bytes to be substituted. The premix operation occurs simultaneously with the generation of first round keys, and a dummy circuit with substantially identical timing as the real premix circuitry adds power consumption noise to the premix.

REFERENCES:
patent: 4776011 (1988-10-01), Busby
patent: 5740249 (1998-04-01), Shimizu et al.
patent: 5778074 (1998-07-01), Garcken et al.
patent: 6014442 (2000-01-01), Enari
patent: 6185304 (2001-02-01), Coppersmith et al.
patent: 6192129 (2001-02-01), Coppersmith et al.
patent: 6246768 (2001-06-01), Kim
patent: 6278783 (2001-08-01), Kocher et al.
patent: 6295606 (2001-09-01), Messerges et al.
patent: 6327661 (2001-12-01), Kocher et al.
patent: 6937727 (2005-08-01), Yup et al.
patent: 2001/0024502 (2001-09-01), Ohkuma et al.
patent: 2002/0027987 (2002-03-01), Roelse
patent: 1246389 (2002-10-01), None
patent: 2 345 229 (2000-06-01), None
Sever, R. et al.; “A high speed FPGA implementation of the Rijndael Algorithm”; Digital System Design, 2004. DSD 2004. Euromicro Symposium on Aug. 31-Sep. 3, 2004; pp. 358-362.
T. Wollinger et al., “Security on FPGAs: State-of-the-art Implementations and Attacks”, ACM Transactions on Embedded Computing Systems (TECS), vol. 3, Issue 3, Aug. 2004, pp. 534-574.
J. Daemen et al., “Resistance Against Implementation Attacks A Comparative Study of the AES Proposals”, Feb. 1, 1999, 11 pages.
E. Biham et al., “Power Analysis of the Key Scheduling of the AES Candidates”, 7 pages, date unknown.
National Institute of Standards and Technology, “Recommendation for Block Cipher Modes of Operation”, Special Publ. 800-38A, 2001 Edition, Dec. 2001, pp. 1-59.
Federal Information Processing Standards Publication 197, “Advanced Encryption Standard (AES)”, Nov. 26, 2001, pp. 1-47.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Advanced encryption standard (AES) hardware cryptographic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Advanced encryption standard (AES) hardware cryptographic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Advanced encryption standard (AES) hardware cryptographic... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3803143

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.