Electrical computers and digital processing systems: processing – Instruction issuing
Reexamination Certificate
2007-09-11
2007-09-11
Kim, Kenneth S. (Department: 2111)
Electrical computers and digital processing systems: processing
Instruction issuing
C718S107000
Reexamination Certificate
active
10468434
ABSTRACT:
A method and apparatus for controlling issue rate of instructions for an instruction thread to be executed by a processor is provided. The rate at which instructions are to be executed for an instruction thread are stored (46) and requests are issued (44) to cause instructions to execute in response to the stored rate. The rate at which instruction requests are issued is reduced in response to instruction executions and is increased in the absence of instruction executions. In a multi-threaded processor, instruction rate is controlled by storing the average rate at which each thread should execute instructions (48). A value representative of the number of instructions available and not yet issued is monitored and is decreased in response to instruction executions (42). Execution of instructions is prevented on a thread if the number of instructions available but not yet issued falls below a defined value. A ranking order is assigned to a plurality of instructions threads for execution on a multi-threaded processor. A plurality of metrics related to the threads and required for establishment of the rank order are provided. Each metric is assigned to a set of bits and these are assembled in a composite metric being assigned to the most significant bits and the least important metric being assigned to the least significant bits. A ranking order is then assigned to the composite metrics in dependence on their values.
REFERENCES:
patent: 5911083 (1999-06-01), Kuslak
patent: 5968167 (1999-10-01), Whittaker et al.
patent: 6073159 (2000-06-01), Emer et al.
patent: 6138232 (2000-10-01), Shiell et al.
patent: 0 482 815 (1992-04-01), None
patent: 0 502 680 (1992-09-01), None
patent: 0 827 071 (1998-03-01), None
patent: 0 923 248 (1999-06-01), None
patent: 2 181 871 (1987-04-01), None
patent: 2 311 882 (1997-10-01), None
patent: WO 97/38372 (1997-10-01), None
patent: WO 99/21089 (1999-04-01), None
patent: WO 01/53939 (2001-07-01), None
Jeffay, K. and Bennett D., “A Rate-Based Execution Abstraction for Multimedia Computing”,Proceedings of the Fifth International Workshop on Network and Operating System Support for Digital Audio and Video, vol. 1018, 1995, pp. 64-75 (12 pages).
Teik, Guan Tan and Hsu, Wynne, “Scheduling Multimedia Applications under Overload and Non-deterministic Conditions”,Real-Time Technology and Applications Symposium 1997, Proceedings, Jun. 9, 1997, pp. 178-183.
Yau, David K. Y. and Lam, Simon S., “Adaptive Rate-Controlled Scheduling for Multimedia Applications”,IEEE/ACM Transactions on Networking, vol. 5, No. 4, Aug. 1, 1997 (14 pages).
Search Report dated Nov. 27, 2001 in U.K. Application No. GB 0104045 .0 (3 pages).
Search Report dated Jan. 9, 2002 in U.K. Application No. GB 0110038 .7 (2 pages).
Search Report dated Jan. 10, 2002 in U.K. Application No. GB 0110040 .3 (2 pages).
Invitation to pay Additional Fees and Communication Relating to the Results of the Partial International Search mailed Sep. 22, 2003 in PCT/GB02/00742 (5 pages).
Anderson Adrian John
Woodhead Martin John
Flynn ,Thiel, Boutell & Tanis, P.C.
Imagination Technologies Limited
Kim Kenneth S.
LandOfFree
Adjusting thread instruction issue rate based on deviation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adjusting thread instruction issue rate based on deviation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adjusting thread instruction issue rate based on deviation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3750069