Adjusting power consumption of digital circuitry by...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S270000, C327S295000, C331S00100A

Reexamination Certificate

active

07129763

ABSTRACT:
A method and apparatus is disclosed for adjusting at least one of a supply voltage and a clocking frequency applied to digital circuitry of a computing device, wherein the digital circuitry comprises a critical path circuit. A propagation delay frequency representing a propagation delay of the critical path circuit is generated, and a frequency error signal is generated representing a difference between a reference frequency and the propagation delay frequency. At least one of the supply voltage and the clocking frequency is adjusted in response to the frequency error signal.

REFERENCES:
patent: 4675617 (1987-06-01), Martin
patent: 4737670 (1988-04-01), Chan
patent: 4822144 (1989-04-01), Vriens
patent: 4922141 (1990-05-01), Lofgren et al.
patent: 5146121 (1992-09-01), Searles et al.
patent: 5440250 (1995-08-01), Albert
patent: 5440520 (1995-08-01), Schutz et al.
patent: 5638019 (1997-06-01), Frankeny
patent: 5777567 (1998-07-01), Murata et al.
patent: 6055287 (2000-04-01), McEwan
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6157247 (2000-12-01), Abdesselem et al.
patent: 6259293 (2001-07-01), Hayase et al.
patent: 6333652 (2001-12-01), Iida et al.
patent: 6356062 (2002-03-01), Elmhurst et al.
patent: 6424184 (2002-07-01), Yamamoto et al.
patent: 6425086 (2002-07-01), Clark et al.
patent: 6449575 (2002-09-01), Bausch et al.
patent: 6525585 (2003-02-01), Iida et al.
patent: 6535735 (2003-03-01), Underbrink et al.
patent: 6577535 (2003-06-01), Pasternak
patent: 6617936 (2003-09-01), Dally et al.
patent: 6693473 (2004-02-01), Alexander et al.
patent: 6868503 (2005-03-01), Maksimovic et al.
patent: 6870410 (2005-03-01), Doyle et al.
patent: 2003/0093160 (2003-05-01), Maksimovic et al.
patent: 2005/0218871 (2005-10-01), Kang et al.
T. D. Burd, T. A. Pering, R. W. Brodersen, “A Dynamic Voltage Scaled Microprocessor System” IEEE Journal of Solid State Circuits, vol. 35, No. 11, Nov. 2000.
G. Y. Wei, M. Horowitz, “A Fully Digital, Energy-Efficient, Adaptive Power-Supply Regulator” IEEE Journal of Solid State Circuits, vol. 34, No. 4, Apr. 1999.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Adjusting power consumption of digital circuitry by... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adjusting power consumption of digital circuitry by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adjusting power consumption of digital circuitry by... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3631108

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.