Adjacent plated through holes with staggered couplings for...

Details Adjacent plated through holes with staggered couplings for... Adjacent plated through holes with staggered couplings for...

2011-08-16

2011-08-16

Norris, Jeremy (Department: 2835)

Electricity: conductors and insulators

Conduits, cables or conductors

Preformed panel circuit arrangement

C361S785000

Reexamination Certificate

active

07999192

ABSTRACT:
An electrical signal connection, an electrical signaling system, and a method of connecting printed circuit boards. The electrical signal connection having a first conductive via and a second conductive via disposed in a first printed circuit board. A first conductive trace with a first end and a second end has the first end electrically coupled to the first conductive via at a first distance from the top surface of the first printed circuit board. The second end of the first conductive via is electrically coupled to the second printed circuit board. A second conductive trace with a first end and a second end has the first end being electrically coupled to the second conductive via at a second distance from the top surface of the first printed circuit board. The second end being is electrically coupled to the second printed circuit board.

REFERENCES:
patent: 3193789 (1965-07-01), Brown et al.
patent: 3243498 (1966-03-01), Allen et al.
patent: 3568000 (1971-03-01), D'Aboville et al.
patent: 4494083 (1985-01-01), Josefsson et al.
patent: 4598470 (1986-07-01), Dougherty, Jr. et al.
patent: 4668332 (1987-05-01), Ohnuki et al.
patent: 4787853 (1988-11-01), Igarashi
patent: 4859806 (1989-08-01), Smith
patent: 4906198 (1990-03-01), Cosimano et al.
patent: 4949163 (1990-08-01), Sudo et al.
patent: 5038252 (1991-08-01), Johnson
patent: 5118300 (1992-06-01), Zarreii
patent: 5266912 (1993-11-01), Kledzik
patent: 5399104 (1995-03-01), Middlehurst et al.
patent: 5487218 (1996-01-01), Bhatt et al.
patent: 5568107 (1996-10-01), Buuck et al.
patent: 5689216 (1997-11-01), Sturdivant
patent: 5718606 (1998-02-01), Rigby et al.
patent: 5961349 (1999-10-01), Paagman
patent: 6137064 (2000-10-01), Kiani et al.
patent: 6181219 (2001-01-01), Gailus et al.
patent: 6388208 (2002-05-01), Kiani et al.
patent: 6392160 (2002-05-01), Andry et al.
patent: 6541712 (2003-04-01), Gately et al.
patent: 6593535 (2003-07-01), Gailus
patent: 6603079 (2003-08-01), Biron
patent: 2004/0115968 (2004-06-01), Cohen
patent: 2004/0212972 (2004-10-01), Khilchenko et al.
patent: 2005/0029013 (2005-02-01), Lee
patent: 0165575 (1985-12-01), None
patent: 54124965 (1953-02-01), None
patent: 58106968 (1983-07-01), None
patent: 60010648 (1985-01-01), None
patent: 60042896 (1985-03-01), None
patent: 62229896 (1987-10-01), None
patent: 62235795 (1987-10-01), None
patent: 2094693 (1990-04-01), None
patent: 2297883 (1990-12-01), None
patent: 4243197 (1992-08-01), None
patent: 0548378 (1993-06-01), None
patent: 5160605 (1993-06-01), None
patent: 5343554 (1993-12-01), None
patent: 6021253 (1994-01-01), None
patent: 613181 (1994-02-01), None
patent: 6084571 (1994-03-01), None
patent: 6338687 (1994-12-01), None
patent: 8139503 (1996-05-01), None
patent: 9293599 (1997-11-01), None
patent: 9321433 (1997-12-01), None
patent: 10229262 (1998-08-01), None
patent: 8505529 (1985-12-01), None
Patel, Gautam et al., Designing 3.125 Gbps Backplane Systems, Teradyne Slide Presentation, 2002, Teradyne, Inc., Nashua, NH, U.S.A., 58 pages.
Cohen, Tom, Practical Guidelines for the Implementtion of Back Drilling Plated Through Hole Vias in Multi-gigabit Board Applications, DesignCon 2003, 2003, Teradyne, Inc., Nashua, NH, U.S.A., 10 pages.
Gneiting, Thomas, et al., Investigating Microvia Technology for 10 Gbps and Higher Telecommunications Systems, DesignCon 2005 White Paper, Feb. 2005, Agilent Technologies, Inc., U.S.A., pp. 1-26.
Bogatin, Eric, Signal Integrity—Simplified, Professional Technical Reference, 2004, pp. 443-445, Prentice Hall, Upper Saddle River, NJ, US.
Clink Dr., James, Maximizing 10Gbps Transmission Path Length in Copper Backplanes with and without Transceiver Technology, DesignCon 2003, 2003, pp. 11-12 and 15-16 of 23, Winchester Electronics, Wallingford, CT, US.
Clink Dr., James et al., Crosstalk in 10Gbps Serial Channels: Optimizing the forgotten component, DesignCon 2004, 2004, 11 pages, Winchester Electronics, Wallingford, CT, US.

Affiliated with

Also associated with

Rating

Adjacent plated through holes with staggered couplings for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adjacent plated through holes with staggered couplings for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adjacent plated through holes with staggered couplings for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2735040