Adiabatic charging register circuit

Details Adiabatic charging register circuit Adiabatic charging register circuit

2006-04-18

2006-04-18

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Particular stable state circuit

C327S218000

Reexamination Certificate

active

07030672

ABSTRACT:
An adiabatic charging register circuit comprising a plurality of n-channel MOSFET's and a plurality of p-channel MOSFET's, is operated by a clock signal which has a gradually rising and a gradually falling waveform generated by using a charge recycle power source in which charge supplied to a load is at least partially collected to said charge recycle power source, and following inequality is satisfied;in-line-formulae description="In-line Formulae" end="lead"?|VTN|+|VTP|≧VDDin-line-formulae description="In-line Formulae" end="tail"?where VTNis threshold of an n-channel MOSFET, VTPis threshold of a p-channel MOSFET, and VDD is output voltage of said charge recycle power source.

REFERENCES:
patent: 5473526 (1995-12-01), Svensson et al.
patent: 5521538 (1996-05-01), Dickinson
patent: 5900758 (1999-05-01), Kanno
patent: 5936455 (1999-08-01), Kobayashi et al.
patent: 5994935 (1999-11-01), Ueda et al.
patent: 6046648 (2000-04-01), Nakamiya et al.
patent: 6313673 (2001-11-01), Watanabe
patent: 6323709 (2001-11-01), Kulkarni et al.
patent: 0 851 323 (1998-07-01), None
patent: 0 901 230 (1999-03-01), None
patent: 8-335873 (1996-12-01), None
patent: 9-74347 (1997-03-01), None
patent: 10-190442 (1998-07-01), None
patent: 10-308662 (1998-11-01), None
Patterson et al., Structure and Design of a Computer, by David A. Patterson, and John L. Hennessy, published by NikkeiBP, Sep. 22, 1997, p. 677.
Technical Report of Low Power LSI, Nikkei Micro-device, NikkeiBP, 1994, p. 90.
“A Low Power Multiplier Using Adiabatic Charging Binary Decision Diagram Circuit”,Extended Abstracts of the 1999 International Conference on Solid State Devices and Materials, Tokyo, 1999, pp. 444-445.
Svensson et al., “Low Power Circuit Techniques”,Low Power Design Methodologies, Kluwer Academic Publishers, 1996, Chapter 3, pp. 37-52.
Athas, William C., “Energy-Recovery CMOS”, Low power Design Methodologies, J. M. Rabaey and M. Pedram (Kluwer Academic Publishers, 1996), Chapter 4, pp. 65-72.
Athas, William C. et al., “A Low-Power Microprocessor Based on Resonant Energy”, IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997, pp. 1693-1701.
“Low Power and High Speed LSI Technology”, Realize Co., along with partial translation of relevant parts, Jan. 31, 1998.
Kim et al., “A Low-Power Half-Swing Clocking Scheme for Flip-Flop with Complementary Gate and Source Drive”, IEICE Trans. Electron., vol. E82-C, No. 9, Sep. 1999, pp. 1777-1779.
Copy of European Patent Office Communication with European Search Report for corresponding European Patent Application No. 01410063 dated Feb. 4, 2005.

Affiliated with

Also associated with

Rating

Adiabatic charging register circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adiabatic charging register circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adiabatic charging register circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3527362