Excavating
Patent
1991-02-08
1995-02-21
Beausoliel, Jr., Robert W.
Excavating
371 401, H03M 1300, G06F 1100
Patent
active
053922883
ABSTRACT:
A fault tolerant addressing arrangement for a solid-state disk comprising partially defective memory devices is provided. The addressing technique increments both row and column addresses when establishing locations for the storage of symbols so that the same rows and columns are not addressed for any two symbols. The technique also complements certain portions of the symbols' address to ensure addressing of different locations within each memory device.
REFERENCES:
patent: 3222653 (1965-12-01), Rice
patent: 3312336 (1974-05-01), Bossen et al.
patent: 3654610 (1972-04-01), Sander et al.
patent: 3781826 (1973-12-01), Beausoleil
patent: 4006467 (1977-02-01), Bowman
patent: 4074236 (1978-02-01), Ishida
patent: 4321692 (1982-03-01), Quadri
patent: 4335459 (1982-06-01), Miller
patent: 4461001 (1984-07-01), Bossen et al.
patent: 4470142 (1984-10-01), Ive
patent: 4488298 (1984-12-01), Bond et al.
patent: 4562576 (1985-12-01), Ratcliffe
patent: 4630230 (1986-12-01), Sundet
patent: 4692923 (1987-10-01), Poeppelman
patent: 4742517 (1988-05-01), Takagi et al.
patent: 4758989 (1988-07-01), Davis et al.
patent: 4802170 (1989-01-01), Trottier
patent: 5077737 (1991-12-01), Lerger et al.
patent: 5164944 (1992-11-01), Benton et al.
Kemp Paul W.
Rudman Richard A.
Smelser Donald W.
Beausoliel, Jr. Robert W.
De'cady Albert
Harrison David B.
Quantum Corporation
LandOfFree
Addressing technique for a fault tolerant block-structured stora does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Addressing technique for a fault tolerant block-structured stora, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Addressing technique for a fault tolerant block-structured stora will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1940430