Addressing scheme for microcode store in a signal processor

Details Addressing scheme for microcode store in a signal processor Addressing scheme for microcode store in a signal processor

1995-05-22

1996-12-10

Lim, Krisna

39542107, 39542108, G06F 926

Patent

active

055840000

ABSTRACT:
When the processing circuitry of a signal processor can handle data at a faster rate than the rate of arrival of signal units to be processed, the processor is able to execute a cycle of microcodes for each arriving signal unit. To generate the cycle, the signal processor contains base address reproducing means, for in each cycle reproducing a standard sequence of successive base addresses BA(i) (i=1 . . . N). The base address reproducing means feed microcode selecting means for selecting, in step with each base address and under control of signal data received from the processing circuitry, an associated microcode address MA(i) from a repertory of microcode addresses indicated by the base address BA(i). Selection is implemented by adding each base address BA(i) to an associated index IA(i), determined in dependence on signal data received from the processing circuitry. Usually, the indices IA(i) require fewer bits than the base addresses BA(i); the indices are determined in codependence of the base address, or of a signal identifying a class to which the base address belongs. The signal data is collected from the processing circuitry via a shift register.

REFERENCES:
patent: 3634883 (1972-01-01), Kreidermacher
patent: 3699528 (1972-10-01), Carlson et al.
patent: 3938096 (1976-02-01), Brown et al.
patent: 3949378 (1976-04-01), Crabb et al.
patent: 4047247 (1977-09-01), Stanley et al.
patent: 4155120 (1979-05-01), Keefer et al.
patent: 4179737 (1979-12-01), Kim
patent: 4240139 (1980-12-01), Fukuda et al.
patent: 4285049 (1981-08-01), Bird et al.
patent: 4511966 (1985-04-01), Hamada
patent: 4511983 (1985-04-01), Cassonnet et al.
patent: 4521858 (1985-06-01), Kraemer et al.
patent: 4531200 (1985-07-01), Whitley
patent: 4935867 (1990-06-01), Wang et al.
patent: 5058007 (1991-10-01), Feil
patent: 5282275 (1994-01-01), Andre et al.
patent: 5377335 (1994-12-01), Keller et al.
J. Zegers et al., "CGE*: Automatic Generation of Controllers in the CATHEDRAL-II Silicon Compiler", European Design Automation Conference 1990, (EDAC 90), pp. 617-621.

Affiliated with

Also associated with

Rating

Addressing scheme for microcode store in a signal processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Addressing scheme for microcode store in a signal processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Addressing scheme for microcode store in a signal processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-431744