Addressing circuitry for a vertical scan dot matrix display appa

Details Addressing circuitry for a vertical scan dot matrix display appa Addressing circuitry for a vertical scan dot matrix display appa

1978-03-02

1980-05-06

Curtis, Marshall M.

Communications: electrical

Land vehicle alarms or indicators

Internal alarm or indicator responsive to a condition of the...

340724, 340749, G06F 314

Patent

active

042019834

ABSTRACT:
An addressing circuitry for a dot matrix vertical scan plasma display includes a character row counter and a character column counter, a random access memory, a dot pattern generator, a parallel to series shift register, and a driver for the display. The addressing circuitry is responsive to a processor. Alpha-numeric digital characters to be displayed are read out of the memory in sequence in response to a sequence signal from the character row counter and the character column signal output. The words read out of the memory are converted into dot matrix pattern by the dot pattern generator and displayed on the plasma display via the parallel to serial shift register and driver. An offset adder is used when the number of character rows and the number of characters per row of the display are other than binary progression numbers in generating a sequence signal. The offset adder is interposed between the random access memory and the row and column outputs. The offset adder is of a design that eliminates the wasted character memory locations that would otherwise take place in its absence.
The addressing circuitry includes control logic responsive to the processor unit and the random access memory for enabling the dot pattern generator to apply cursor, blinking or blanking control signals selectively to the display.

REFERENCES:
patent: 3531796 (1970-09-01), Kiesling
patent: 3568178 (1971-03-01), Day
patent: 3590150 (1971-06-01), McMahon
patent: 3859559 (1975-01-01), Glaser
patent: 3859560 (1975-01-01), Peters
patent: 3859561 (1975-01-01), Gilbreath et al.
patent: 3868535 (1975-02-01), Kupsky
patent: 3903448 (1975-09-01), Kuchinsky et al.
patent: 3967266 (1976-06-01), Roy
patent: 3976990 (1976-08-01), Haak
patent: 4024531 (1977-05-01), Ashby
patent: 4060802 (1977-11-01), Matsuki
patent: 4063223 (1977-12-01), Schlig et al.
patent: 4099097 (1978-07-01), Schermerhorn et al.

Affiliated with

Also associated with

Rating

Addressing circuitry for a vertical scan dot matrix display appa does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Addressing circuitry for a vertical scan dot matrix display appa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Addressing circuitry for a vertical scan dot matrix display appa will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1007467