Addressable word line pull-down circuit

Details Addressable word line pull-down circuit Addressable word line pull-down circuit

1978-06-26

1979-09-18

Yusko, Donald J.

Communications: electrical

Digital comparator systems

365204, 365206, 307238, G11C 702, H03K 520, H04Q 900

Patent

active

041684907

ABSTRACT:
Computer circuitry for rapidly discharging the deselected word lines in high-speed very low power random access memories that may be accidentally triggered by noise pulses if permitted to decay at the normal rate.

REFERENCES:
patent: 3739355 (1973-06-01), Radcliffe
patent: 3786442 (1974-01-01), Alexander et al.
patent: 3949382 (1976-04-01), Yasui
patent: 4119870 (1978-10-01), Zibert
patent: 4119871 (1978-10-01), Zibert

Affiliated with

Also associated with

Rating

Addressable word line pull-down circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Addressable word line pull-down circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Addressable word line pull-down circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-900069