Addressable shadow port and protocol for serial bus networks

Multiplex communications – Wide area network – Packet switching

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

370 851, 324 731, 364489, 371 221, 371 223, 34082552, G01R 3128

Patent

active

054835186

ABSTRACT:
A protocol and associated circuitry operable for efficiently extending serial bus capability in system environments is described. The protocol is designed to coexist and be fully compatible with existing serial bus approaches, and in particular an example of application of the invention to a backplane system utilizing the 1149.1 IEEE standard serial bus is detailed. The circuitry and protocol required to couple any one of the boards on the backplane to the serial bus master without modifying the existing serial bus protocol, without adding additional signals, and without affecting the throughput rate of the serial bus is described. The invention advantageously allows the serial bus master to select, communicate with, and deselect backplane boards so that high level test functions may be simultaneously executed and monitored. Additional preferred embodiments are also described.

REFERENCES:
patent: 4426697 (1984-01-01), Petersen et al.
patent: 4513373 (1985-04-01), Sheets
patent: 4646298 (1987-02-01), Laws et al.
patent: 4679192 (1987-07-01), Vanbrabant
patent: 4710931 (1987-12-01), Bellay et al.
patent: 4799052 (1989-01-01), Near et al.
patent: 4935868 (1990-06-01), Dulac
patent: 5054024 (1991-10-01), Whetsel
patent: 5056093 (1991-10-01), Whetsel
patent: 5107489 (1992-04-01), Brown et al.
patent: 5128664 (1992-07-01), Bishop
patent: 5132635 (1992-06-01), Kennedy
patent: 5165022 (1992-11-01), Erhard et al.
patent: 5191653 (1993-03-01), Banks et al.
patent: 5214760 (1993-05-01), Hammond et al.
patent: 5319754 (1994-06-01), Meinecke et al.
An Architecture for Extending the IEEE Standard 1149.1 Test Access Port to System Backplanes, by Dilip Bhavsar, International Test Conference 1991, pp. 768-776.
Johann Maierhofer, "Hieerarchial Self-Test Concept based on the JTAG Standard," 1990 IEEE, 1990 International Test Conference, Paper 5.2, pp. 127-134.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Addressable shadow port and protocol for serial bus networks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Addressable shadow port and protocol for serial bus networks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Addressable shadow port and protocol for serial bus networks will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1307839

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.