Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit
Patent
1996-06-12
1998-08-11
Bayerl, Raymond J.
Computer graphics processing and selective visual display system
Computer graphic processing system
Integrated circuit
G06F 1206
Patent
active
057933855
ABSTRACT:
An address translator for use in a system having a central processing unit, a graphics controller for generating graphics addresses which index a graphics memory address map and for feeding data to a visual display, and a system memory converts a graphics address to a system address within the system memory. The invention initially partitions the system memory into a dedicated system memory for use by the graphics controller and a non-dedicated system memory for use by the central processing unit. The dedicated system memory corresponds to a base assigned memory within the graphics memory address map, and the non-dedicated system memory corresponds to a portion of the graphics memory address map excluding the base assigned memory. If the graphics address is within the base assigned memory, the graphics address is translated to a corresponding system address within the dedicated system memory. If the graphics address is within the portion of the graphics memory address map excluding the base assigned memory, the address translator converts the graphics address to a system address within the non-dedicated system memory, which designates a starting address of an available system memory block. Upon completion of the translation of the graphics address to the non-dedicated system memory, the boundary selector then selects a specific address within this allocated memory block corresponding to the graphics address.
REFERENCES:
patent: 4513369 (1985-04-01), Sato
patent: 5257387 (1993-10-01), Richer et al.
patent: 5313577 (1994-05-01), Meinerth et al.
patent: 5450542 (1995-09-01), Lehman et al.
patent: 5636335 (1997-06-01), Robertson et al.
patent: 5659715 (1997-08-01), Wu et al.
Bayerl Raymond J.
Chips and Technologies Inc.
Nguyen Cao H.
LandOfFree
Address translator for a shared memory computing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address translator for a shared memory computing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address translator for a shared memory computing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-393744