Address translation lookaside buffer replacement apparatus and m

Details Address translation lookaside buffer replacement apparatus and m Address translation lookaside buffer replacement apparatus and m

1994-08-02

1996-07-23

Lane, Jack A.

395486, 395460, G06F 1212

Patent

active

055398928

ABSTRACT:
A data processor (10) has a translation lookaside buffer, a "TLB," (56) for translating internal effective addresses into external real addresses. A user programmable bit in a special purpose register (68) controls which TLB entry in a group of entries will be replaced after an unsuccessful translation. Normally, the data processor uses a hardware controlled algorithm to select an entry for replacement. However, the user can overwrite the value in the special purpose register to force a certain replacement scheme. The user can thereby protect certain important translation mappings or deterministically test the TLB after manufacture.

REFERENCES:
patent: 4631660 (1986-12-01), Woffinden et al.
patent: 5276848 (1994-01-01), Gallagher et al.

Affiliated with

Also associated with

Rating

Address translation lookaside buffer replacement apparatus and m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address translation lookaside buffer replacement apparatus and m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address translation lookaside buffer replacement apparatus and m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-721232