Address translation apparatus having a memory access privilege c

Details Address translation apparatus having a memory access privilege c Address translation apparatus having a memory access privilege c

1988-06-20

1993-09-28

Lee, Thomas C.

Boots, shoes, and leggings

3642563, 3642565, 3642531, 3642525, 364DIG1, G06F 1208

Patent

active

052492761

ABSTRACT:
An address translation apparatus which includes a memory for storing a plurality of physical addresses, and a content addressable memory unit which stores a plurality of signal pairs that correspond to the plurality of physical addresses, each of the signal paris includes a logical address that corresponds to one of the plurality of physical addresses and memory protection level data that indicates a memory protection level allocated to a memory position of the one of the physical addresses. The content addressable memory unit includes apparatus for searching a signal pair that has a logical address in coincident with a logical address being subjected to address translation and comparing memory protection level data to comparative data at a bit position which is indicated to be the bit position to be searched by mask data, in response to the logical address translation. The mask data instructs whether the bits of the stored memory protection level data are to be searched, wherein mask data is determined depending upon a memory access privilege level allocated to a program that requests address translation, and whether comparative data are to be compared with the stored memory protection level data. The content addressable memory further includes apparatus for instructing the memory to produce a physical address that corresponds to the detected signal pair.

REFERENCES:
patent: 3983538 (1976-09-01), Jones
patent: 4084225 (1978-04-01), Anderson et al.
patent: 4084226 (1978-04-01), Anderson et al.
patent: 4084227 (1978-04-01), Bennett et al.
patent: 4170039 (1979-10-01), Beacom
patent: 4241401 (1980-12-01), DeWard
patent: 4326248 (1982-04-01), Hinai
patent: 4525778 (1985-06-01), Cane
patent: 4604688 (1986-08-01), Tone
patent: 4638426 (1987-01-01), Chang et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4691281 (1987-09-01), Furni
patent: 4695950 (1987-09-01), Brandt
patent: 4727484 (1988-02-01), Saito
patent: 4731740 (1988-03-01), Eguchi
patent: 4769770 (1988-09-01), Miyadera
patent: 4785398 (1988-11-01), Joyce et al.
John Bond, 32 bit micros advance art of memory management, Computer Design, vol. 25, No. 19, Oct. 15th, 1986, pp. 21-30.

Affiliated with

Also associated with

Rating

Address translation apparatus having a memory access privilege c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address translation apparatus having a memory access privilege c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address translation apparatus having a memory access privilege c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2196886