Address transition detection to write state machine interface ci

Static information storage and retrieval – Addressing – Sync/clocking

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365900, 36518908, G11C 800

Patent

active

052435750

ABSTRACT:
A circuit to ensure that a flash memory device with a write state machine ("WSM") and address transition detection ("ATD") provides correct data after a write/erase step, after an erase suspend command is issued or when the device comes out of deep power-down mode. Whenever the WSM takes control of the device the ATD circuits are disabled. When the WSM relinquishes control over the read path it enables ATD by deasserting the disable ATD bar ("DATDB") signal. An internal signal that is a logical inversion of the chip enable bar ("CEB") input is used along with the DATDB signal to generate ATD pulses. Hence, if the user presents a valid address at the address pins with CEB held deasserted when entering the erase suspend mode, the deassertion of the DATDB by the WSM will generate an ATD pulse and valid data will be presented on output pads of the device after an access time. When the device enters the power-down mode, the ATD content addressable memory ("CAM") is powered-down to system power ("VCC") and all internal addresses are forced high. When the device comes out of the power-down mode, the DATDB signal toggles from high (logical one) to low (logical zero). This ensures that an ATD pulse is generated even if the addresses are not toggled.

REFERENCES:
patent: 4592028 (1986-05-01), Konishi
patent: 4803665 (1989-02-01), Kasa
patent: 4843596 (1989-06-01), Miyatake et al.
patent: 4893282 (1990-02-01), Wada et al.
patent: 4916668 (1990-04-01), Matsui

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Address transition detection to write state machine interface ci does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address transition detection to write state machine interface ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address transition detection to write state machine interface ci will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-493152

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.