Static information storage and retrieval – Addressing – Sync/clocking
Patent
1996-11-15
1999-02-23
Nguyen, Viet Q.
Static information storage and retrieval
Addressing
Sync/clocking
365194, 36518908, 36523008, 327 22, 327 24, G11C 800, H03K 522
Patent
active
058751521
ABSTRACT:
The present invention provides a new (ATD) address transition detection circuit for use on an address bus having any number of address lines. An ATD circuit is disclosed which comprises a first and second circuit and an interval timer. The first circuit has a first and second input and an output. The first circuit receives, at the first input, a change signal corresponding to transitions in one or more addresses of an address bus. In response, the output of the first circuit transitions from an initial first state to a second state. The first circuit is also responsive to a reset command at the second input to return the output to the first state. The interval timer has an output coupled to the second input of the first circuit and an input. The interval timer responsive to an initialize command at the input initiates a timed interval and after the timed interval generates the reset command at the output. The second circuit has an output coupled to the input of the interval timer and an input. The second circuit responsive to the change signal at the input generates an initialize command at the output. The circuit provides a second state at the output of the first circuit, for all including the last received in a series of change signals. This assures that all address transitions have been detected before a memory access is allowed.
REFERENCES:
patent: 5374894 (1994-12-01), Fong
patent: 5383155 (1995-01-01), Ta
patent: 5418479 (1995-05-01), Sambandan
patent: 5475320 (1995-12-01), Ko
patent: 5493538 (1996-02-01), Bergman
patent: 5566129 (1996-10-01), Nakashima et al.
Chang Kuen-Long
Chuang Weitong
Hung Chun-Hsiung
Liu Yin-Shang
Wan Ray-Lin
Haynes Mark A.
Macronix International Co. Ltd.
Nguyen Viet Q.
Sonsini Wilson
Tran Andrew Q.
LandOfFree
Address transition detection circuit for a semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address transition detection circuit for a semiconductor memory , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address transition detection circuit for a semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-312889