Address transition detection circuit for a memory device having

Details Address transition detection circuit for a memory device having Address transition detection circuit for a memory device having

1996-01-05

1997-04-29

Nelms, David C.

Static information storage and retrieval

Addressing

Sync/clocking

36523008, 365194, 36518908, 326 93, 327175, 327176, G11C 800

Patent

active

056256043

ABSTRACT:
An address transition detection circuit for a memory device, by which an address transition detect signal having a pulse width required for operating the memory device is outputted regardless of a pulse width of an address signal inputted to the memory device to thereby prevent any malfunction of the memory device, includes a NOR gate for NORing the inputted address signal and a chip select signal; a latch for latching an output signal of the NOR gate by first to third input delay signals to output first and second latch signals; first and second signal delays for respectively delaying the first and second latch signals provided from the latch for a predetermined time to respectively output first and second delay signals; and a signal output unit for outputting the address transition detect signal in accordance with the first and second latch signals respectively provided from the latch and the first and second delay signals respectively provided from the first and second signal delays.

REFERENCES:
patent: 5438550 (1995-08-01), Kim

Affiliated with

Also associated with

Rating

Address transition detection circuit for a memory device having does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address transition detection circuit for a memory device having , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address transition detection circuit for a memory device having will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-711723