Static information storage and retrieval – Addressing – Sync/clocking
Patent
1995-11-09
1996-10-15
Dinh, Son
Static information storage and retrieval
Addressing
Sync/clocking
365194, 327 14, G11C 800
Patent
active
055661300
ABSTRACT:
A logic filtered address transition detection circuit that receives a chip select signal and an ATD pulse, and which produces an internal clock pulse using:
an AND gate, a filtered input terminal, a delay unit and a comparator unit. The AND gate outputs an AND logic signal after processing the chip select signal and ATD pulse, the filtered input terminal and delay unit both receive the AND logic signal from the AND gate; and send their signals to the comparator unit. The comparator unit performs a logic function on the AND logic signal and a delayed AND logic signal to produce the internal clock signal.
REFERENCES:
patent: 5159574 (1992-10-01), Kim et al.
patent: 5267216 (1993-11-01), Gabillard et al.
patent: 5306958 (1994-04-01), Reddy et al.
patent: 5306963 (1994-04-01), Leak et al.
patent: 5343082 (1994-08-01), Han et al.
patent: 5428580 (1995-06-01), Kawashima et al.
patent: 5448529 (1995-09-01), Reddy et al.
patent: 5493538 (1996-02-01), Bergman
Ciraula Michael K.
Durham Christopher M.
Stephen Craig L.
Auton William G.
Dinh Son
The United States of America as represented by the Secretary of
LandOfFree
Address transition detection (ATD) circuit for asynchronous VLSI does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address transition detection (ATD) circuit for asynchronous VLSI, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address transition detection (ATD) circuit for asynchronous VLSI will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1252525