Address transform method and apparatus for transferring addresse

Details Address transform method and apparatus for transferring addresse Address transform method and apparatus for transferring addresse

1987-01-07

1989-01-17

Fleming, Michael R.

Excavating

G06F 1110

Patent

active

047992220

ABSTRACT:
An address path which transfers addresses from a number of sources includes an incrementing circuit. The address includes a plurality of address bits and integrity bits. The address bits are applied to the incrementing circuit while the integrity bits are applied in parallel to a programmable logic device (PLD). While the address is being transferred or incremented as required, the PLD independently generates a number of transform bits defining a characteristic of the number of address bits predicted to change state. Thereafter, the transform bits are used to transform the address integrity bits for transfer with the incremented address. The incremented address, transform bits and integrity bits are logically combined for verifying that the address was transferred and/or incremented without error.

REFERENCES:
patent: 4271521 (1981-06-01), Mahmoad
patent: 4483003 (1984-11-01), Beal
patent: 4639917 (1987-01-01), Furuta
patent: 4644546 (1987-02-01), Doi
patent: 4692893 (1987-09-01), Casper

Affiliated with

Also associated with

Rating

Address transform method and apparatus for transferring addresse does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address transform method and apparatus for transferring addresse, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address transform method and apparatus for transferring addresse will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2416287