Boots – shoes – and leggings
Patent
1994-08-31
1996-07-30
Bowler, Alyssa H.
Boots, shoes, and leggings
395375, 3642318, 36494834, G06F 938
Patent
active
055421091
ABSTRACT:
An address of any desired instruction in a super-scalar processor is generated using address tracking logic. A sequential address register in the last stage of the processor's pipelines holds the address of the last or oldest instruction in the pipelines. This register is updated with a target address when a branch instruction is actually taken. A pipeline valid array contains valid bits for the instructions in the pipelines, and also contains the lengths of the instructions for complex instruction sets having instructions that vary in length. The address of the desired instruction is calculated as the sum of a base address and an adjustment value. The base address is the address of the last instruction which is stored in the sequential address register when there are no intervening taken branches between the desired instruction and the last instruction in the pipelines. When there is an intervening taken branch, the target address from the taken branch closest to the desired instruction is selected as the base address. The adjustment value is the sum of all the instruction lengths for instructions between the desired instruction and the last instruction, or the closest intervening taken branch if it exists. A branch resolver uses this address tracking logic to generate the address of a branch instruction being resolved, and the address of the following sequential instruction. A recovery address for branch mis-prediction sent to the instruction fetcher is the following sequential address when the branch is actually not taken, and is the target address when the branch is actually taken. The branch can be resolved in any pipeline stage.
REFERENCES:
patent: 4802113 (1989-01-01), Onishi et al.
patent: 4833599 (1989-05-01), Colwell et al.
patent: 4853840 (1989-08-01), Shibuya
patent: 4916652 (1990-04-01), Schwarz et al.
patent: 5088030 (1992-02-01), Yoshida
patent: 5099419 (1992-03-01), Nomura
patent: 5150469 (1992-09-01), Jouppai
patent: 5193156 (1993-03-01), Yoshida et al.
patent: 5206945 (1993-04-01), Nishimakai et al.
patent: 5228131 (1993-07-01), Ueda et al.
patent: 5287467 (1994-02-01), Blaner et al.
patent: 5307492 (1994-04-01), Benson
patent: 5307504 (1994-04-01), Robinson et al.
patent: 5327547 (1994-07-01), Stiles et al.
patent: 5454090 (1995-09-01), Fleck et al.
Blomgren James S.
Cohen Earl T.
Auvinen Stuart T.
Bowler Alyssa H.
Davis Jr. Walter D.
Exponential Technology Inc.
LandOfFree
Address tracking and branch resolution in a processor with multi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address tracking and branch resolution in a processor with multi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address tracking and branch resolution in a processor with multi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1668365