Patent
1996-10-01
1999-04-27
Teska, Kevin J.
395309, G06F 1516
Patent
active
058988599
ABSTRACT:
An address shadow feature and methods of using the same. A slave controller of the present invention includes an address register coupled to receive a device address from a secondary bus interface. A match circuit is coupled to the address register and compares the device address to a shadow address, generating a match signal upon detection of a match between the shadow address and the device address. An interrupt generation circuit generates an interrupt signal in response to the match signal.
REFERENCES:
patent: 5088033 (1992-02-01), Binkley
patent: 5375225 (1994-12-01), Dean
patent: 5564026 (1996-10-01), Amini
patent: 5564061 (1996-10-01), Davies
patent: 5590312 (1996-12-01), Marisetty
patent: 5604870 (1997-02-01), Moss
patent: 5644754 (1997-07-01), Weber
patent: 5696993 (1997-12-01), Gavish
patent: 5715433 (1998-02-01), Raghavan
patent: 5721880 (1998-02-01), McNeill
patent: 5727217 (1998-03-01), Young
patent: 5748945 (1998-05-01), Ng
patent: 5751975 (1998-05-01), Gillespie
Kardach James P.
Trieu Tuong
Draeger Jeffrey S.
Intel Corporation
Roberts A. S.
Teska Kevin J.
LandOfFree
Address shadow feature and methods of using the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address shadow feature and methods of using the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address shadow feature and methods of using the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-692248