Image analysis – Histogram processing – For setting a threshold
Patent
1983-02-07
1985-10-29
Boudreau, Leo H.
Image analysis
Histogram processing
For setting a threshold
364200, 382 37, G06K 900
Patent
active
045504318
ABSTRACT:
An address sequencer produces an address stream which includes a plurality of interleaved sequences of addresses. Each sequence is a function of input data which is received when an input pattern is sampled by that sequence, so that a repetitive address loop is generated which characterizes the pattern. The address sequencer includes a shift register with a programmable feedback circuit which provides a feedback bit to the first stage of the shift register based upon bits from selected stages of the shift register. During each operating cycle of the address sequencer, a counter provides a sequence identification number which identifies a particular sequence. A stored address selected by the sequence identification number is provided as the present address for that sequence (and the output of the address sequencer). In addition, the shift register is loaded with a multibit word derived from that stored address. The shift register is then shifted a predetermined number of times, and the feedback bit is derived from stages of the shift register which are selected based upon the sequence identification number. The next address of the sequence is derived from the contents of the shift register after the shifting and is selected based upon a comparison of the input data (which was received in response to the present address) with a reference value.
REFERENCES:
patent: 3074050 (1963-01-01), Schultz
patent: 3167746 (1965-01-01), Reines et al.
patent: 3504164 (1970-03-01), Farrell et al.
patent: 3539994 (1970-11-01), Clapper
patent: 3579252 (1971-05-01), Goodman
patent: 3737852 (1973-06-01), Robinson
patent: 3816722 (1974-06-01), Sakoe et al.
patent: 3846752 (1974-11-01), Nakano et al.
patent: 3879728 (1975-04-01), Wolff
patent: 4014000 (1977-03-01), Uno et al.
patent: 4028673 (1977-06-01), Taylor et al.
patent: 4032889 (1977-06-01), Nassimbene
patent: 4110737 (1978-08-01), Fahey
patent: 4131943 (1978-12-01), Shiraogawa
patent: 4164728 (1979-08-01), Marsh
patent: 4254400 (1981-03-01), Yoda et al.
patent: 4277775 (1981-07-01), Nally et al.
patent: 4295121 (1981-10-01), Enser et al.
patent: 4295198 (1981-10-01), Copeland et al.
patent: 4305130 (1981-12-01), Kelley et al.
patent: 4355301 (1982-10-01), Isshiki et al.
patent: 4484265 (1984-11-01), Czekalski
J. S. Griffith, MathematicalNeurobiology, 1971, Chapter 8.
Paulson Larry G.
Werth Larry J.
Boudreau Leo H.
Pattern Processing Technologies, Inc.
LandOfFree
Address sequencer for pattern processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address sequencer for pattern processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address sequencer for pattern processing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-731721