Address sequencer for overwrite avoidance

Details Address sequencer for overwrite avoidance Address sequencer for overwrite avoidance

1982-12-13

1985-12-03

Thomas, James D.

Boots, shoes, and leggings

371 11, G06F 938, G06F 1110

Patent

active

045569606

ABSTRACT:
An address sequencer utilizes binary words generated by Exclusive-OR addition of Gray code words to linear code words to produce a sequence of computer or memory addresses such that the addresses whose indices lie within a selected range of the index of a particular address are a predetermined Hamming distance from that address, whereby the possibility of recent data being overwritten is reduced.

REFERENCES:
patent: 4064558 (1977-12-01), Hughes et al.
IBM Technical Disclosure Bulletin, vol. 25, No. 11A, Apr. 1983, pp. 5836-5838.
IBM Technical Disclosure Bulletin, vol. 26, No. 6, Nov. 1983, pp. 2751-2752.

Affiliated with

Also associated with

Rating

Address sequencer for overwrite avoidance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address sequencer for overwrite avoidance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address sequencer for overwrite avoidance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1398004