Static information storage and retrieval – Addressing – Counting
Patent
1992-10-08
1995-04-25
Popek, Joseph A.
Static information storage and retrieval
Addressing
Counting
365240, G11C 800
Patent
active
054105137
ABSTRACT:
A counter counts clock signals. When a count thereof coincides with the number of rows or columns in a memory cell array, a row or column count coincidence signal is generated and applied to a shift input of a row or column address pointer formed of shift registers. The row or column address pointer is responsive to the clock signals to sequentially shift the count coincidence signal applied to the shift input, so that row or column selecting lines in the memory cell array are sequentially set in the selected state. Since the outputs at final stages in the row and column address pointers are not fed back to the inputs at the first stage thereof, signal delay in a feed back path is not caused, and thus operations for selecting rows and columns are performed at high speed. Also, respective shift register stages in the row and column address pointers have the same construction, and thus regularity thereof is maintained.
REFERENCES:
patent: 4395764 (1983-07-01), Matsue
patent: 5144525 (1992-09-01), Saxe et al.
patent: 5146577 (1992-09-01), Babin
patent: 5206834 (1993-04-01), Okitaka et al.
Kimura Masatoshi
Masuda Shin'ichi
Matsumura Tetsuya
Dinh Son
Mitsubishi Denki & Kabushiki Kaisha
Popek Joseph A.
LandOfFree
Address pointer generating and using a coincidence signal in a s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address pointer generating and using a coincidence signal in a s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address pointer generating and using a coincidence signal in a s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1572696