Static information storage and retrieval – Addressing – Including particular address buffer or latch circuit...
Patent
1991-07-10
1994-02-01
Mottola, Steven
Static information storage and retrieval
Addressing
Including particular address buffer or latch circuit...
36518905, G11C 800
Patent
active
052837653
ABSTRACT:
An address input buffer circuit for a semi-conductor storage device, comprising an input circuit 62 being controlled by an external input address signal An, an internal reference voltage signal Vref and a setup enable signal .phi.AXE; a setup circuit 63 connected to both stages of said input circuit 62; a sense amplifying circuit 61 connected to both stages of said setup circuit 63; a pair of charging circuits 67 and 68 connected to said both stages of said setup circuit 63 respectively and to a power source; a pair of hold circuits 64 and 65 connected to said both stages of said setup circuit 63 respectively; a drive circuit 66 connected to said sense amplifying circuit 61; and an output circuit 71 connected to said pair of hold circuits 64 and 65. Therefore, the address input buffer circuit for the semi-conductor storage device according to the present invention is capable of realizing a high speed operation by directly performing an address setup operation in order to remove the setup time period and therefore to shorten the access time period.
REFERENCES:
patent: 4618947 (1986-10-01), Tran et al.
Hyundai Electronics Industries Co,. Ltd.
Mottola Steven
LandOfFree
Address input buffer circuit for a semi-conductor storage device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address input buffer circuit for a semi-conductor storage device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address input buffer circuit for a semi-conductor storage device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-584555