Address generator for fast fourier transform processor

Details Address generator for fast fourier transform processor Address generator for fast fourier transform processor

2006-01-31

2006-01-31

Malzahn, D. H. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

06993547

ABSTRACT:
An address generator for use in conjunction with a fast Fourier transform processor includes an efficient architecture for computing the memory addresses of input data points, output data points and twiddle coefficients. In particular, multiplication operation in the calculation of memory addresses is minimized. Instead, a cascaded series of adders is used, in which the output of one adder is input to the next adder. At each stage of the cascaded adders, the same input variable is successively added. The cascaded adder structure is used in the writing address generator, the reading address generator and the twiddle coefficient address generator. In addition, a plurality of modulo N circuits is used in series with the cascaded series of adders to generate the twiddle coefficient addresses.

REFERENCES:
patent: 5091875 (1992-02-01), Wong et al.
patent: 6035313 (2000-03-01), Marchant
patent: 2001/0032227 (2001-10-01), Jaber
patent: 2001/0051967 (2001-12-01), Jaber

Affiliated with

Also associated with

Rating

Address generator for fast fourier transform processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address generator for fast fourier transform processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address generator for fast fourier transform processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3582450