Multiplex communications – Channel assignment techniques – Details of circuit or interface for connecting user to the...
Patent
1996-06-06
1998-10-06
Kizou, Hassan
Multiplex communications
Channel assignment techniques
Details of circuit or interface for connecting user to the...
370474, 3952008, G06F 1316, H04L 1256
Patent
active
058188444
ABSTRACT:
An ethernet controller for controlling the transmission of data between a station and an ethernet having four FIFOs for managing the transmission of data between the station CPU, a memory buffer, and the ethernet. The four FIFOs each have a selected size to maximize performance of the controller. The controller includes a arbiter to arbitrate which pending requests from each of the FIFOs will have priority. The controller limits the transmission of data by each FIFO to 32 bytes per grant. Each FIFO includes logic to convert data in a first bit size format to a second bit size format. The controller also includes logic to convert a 16 bit address to two 8 bit portions for transmission over an 8 bit address bus and logic to reformat the two 8 bit portions to the 16 bit address.
REFERENCES:
patent: 5058110 (1991-10-01), Beach et al.
patent: 5119374 (1992-06-01), Firoozmand et al.
patent: 5434976 (1995-07-01), Tan et al.
patent: 5602995 (1997-02-01), Hendel et al.
patent: 5727149 (1998-03-01), Hirata et al.
patent: 5729681 (1998-03-01), Aditya et al.
Kuo Jerry
Roy Rajat
Singh Alok
Advanced Micro Devices , Inc.
Kizou Hassan
Nelson H. Donald
LandOfFree
Address generation and data path arbitration to and from SRAM to does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address generation and data path arbitration to and from SRAM to, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address generation and data path arbitration to and from SRAM to will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-87015