Excavating
Patent
1992-03-30
2000-02-01
Beausoliel, Jr., Robert W.
Excavating
371 27, 371 24, G11C 2900
Patent
active
060195010
ABSTRACT:
In an address generating device wherein addresses are generated by an address computation part in response to data and control signals read out of an instruction memory and are provided to a memory under test, a command control bit for storing a command control signal is provided in the instruction memory and a command register is provided for storing a command read out of a data area of the instruction memory. The output from the address computation part and the output from the command register are input into a first multiplexer, which selects either one of the two inputs in response to a command control signal read out of the command control bit. The output from the first multiplexer is applied to a descrambler, wherein it is translated to a physical address. A second multiplexer is provided for selecting either one of the outputs from the descrambler and the first multiplexer in such an instance. The second multiplexer is controlled by a descramble inhibit signal read out of a descramble inhibit bit in the instruction memory.
REFERENCES:
patent: 4293950 (1981-10-01), Shimizu et al.
patent: 4300234 (1981-11-01), Maruyama et al.
patent: 4555663 (1985-11-01), Shimizu
patent: 4631724 (1986-12-01), Shimizu
patent: 4701918 (1987-10-01), Nakajima et al.
patent: 4701919 (1987-10-01), Maitoh et al.
patent: 4754424 (1988-06-01), Watanabe
Advantest Corporation
Beausoliel, Jr. Robert W.
Vales Phillip F.
LandOfFree
Address generating device for memory tester does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address generating device for memory tester, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address generating device for memory tester will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-932393