Data processing: financial – business practice – management – or co – For cost/price – Postage meter system
Patent
1993-12-09
1999-10-26
Cosimano, Edward R.
Data processing: financial, business practice, management, or co
For cost/price
Postage meter system
705410, 711100, G07B 1700
Patent
active
059744022
ABSTRACT:
An electronic postage meter control system having a printer for printing mixed graphic and alphanumeric information. The control system includes a programmable microprocessor in bus communication with the printer for controlling the printer and with a plurality of memory units for accounting for postage printed by the printer. The memory units include at least a first memory unit having a write access time shorter than the write access time of a second one of said memory unit, a program memory in bus communication with the programmable microprocessor having an operating program stored therein. The programmable microprocessor is able to access the operating program, an integrated circuit, the program memory, and said first and second units. The integrated circuit has an address decoding module for generating one of a plurality control signals in a unique combination in response to a respective request by the programmable microprocessor. Respective ones of the control signals are the memory write enable signals for write enabling the first or second units where write enable signals are directed to the respective memory unit. The control system further maintains the respective write enable control signals active for at least the write access time of the first memory unit in response to generation of a respective one of the write enable control signals by the address decoder. The control system further maintains the respective write enable control signal active for an additional second period such that sum period of the first period of time in combination with the second period of time is at generally equal to the write access time required by the second memory unit.
REFERENCES:
patent: 4789257 (1988-12-01), Brown, III et al.
patent: 4889439 (1989-12-01), Cook et al.
patent: 4957380 (1990-09-01), Gerstle et al.
patent: 5013167 (1991-05-01), Ervin et al.
patent: 5097437 (1992-03-01), Larson
patent: 5552991 (1996-09-01), Lee et al.
Lee Young W.
Moh Sung-won
Muller Arno
Chaclas Angelo N.
Cosimano Edward R.
Parks, Jr. Charles G.
Pitney Bowes Inc.
Scolnick Melvin J.
LandOfFree
Address decoder with memory wait state circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address decoder with memory wait state circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address decoder with memory wait state circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-775318