Address decode

Details Address decode Address decode

2005-05-03

2005-05-03

Elms, Richard (Department: 2824)

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

C365S230030, C365S230010

Reexamination Certificate

active

06888777

ABSTRACT:
Machine-readable media, methods, and apparatus are described which process memory transactions. In some embodiments, a processor or other external components provide a memory controller with decoded memory addresses. The memory controller then may access the memory with the processor decoded address without decoding the address itself. In other embodiments, a processor or other external components provide a memory controller with partially decoded memory addresses. The memory controller then generates a decoded address from the partially decoded address and may access the memory with the generated decoded address.

REFERENCES:
patent: 5051889 (1991-09-01), Fung et al.
patent: 5367494 (1994-11-01), Shebanow et al.
patent: 5603010 (1997-02-01), Dodd et al.
patent: 5848258 (1998-12-01), Fenwick et al.
patent: 5875470 (1999-02-01), Dreibelbis et al.
patent: 5881016 (1999-03-01), Kenkare et al.
patent: 6304510 (2001-10-01), Nobunaga et al.
patent: 6366524 (2002-04-01), Abedifard
patent: 6389514 (2002-05-01), Rokicki
patent: 6400631 (2002-06-01), Williams et al.
patent: 6401180 (2002-06-01), Hartmann
patent: 6425047 (2002-07-01), Ozaki
patent: 6505282 (2003-01-01), Langendorf et al.
patent: 6507530 (2003-01-01), Williams et al.
patent: 6553449 (2003-04-01), Dodd et al.
patent: 6697888 (2004-02-01), Halbert et al.
patent: 6725349 (2004-04-01), Langendorf et al.
patent: 6766385 (2004-07-01), Dodd et al.
patent: 20040044832 (2004-03-01), Dodd
patent: 0 679 997 (1995-11-01), None
10/446986—P15754—A Method and Apparatus to Improve Multi-CPU System Performance for Accesses to Memory—Dodd et al.
10/284596—P15181—Memory Transaction Ordering—Dodd et al.
10/364280—P15186—Buffered Writes and Memory Page Control—Dodd.
10/199578—P13911—A system, apparatus, and method for a flexible dram architecture—Dodd et al.
10/104270—P13913—Memory system with burst length shorter than prefetch length—Dodd et al.

Affiliated with

Also associated with

Rating

Address decode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address decode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address decode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3453003