Static information storage and retrieval – Addressing – Including particular address buffer or latch circuit...
Patent
1997-12-22
1999-11-23
Nelms, David
Static information storage and retrieval
Addressing
Including particular address buffer or latch circuit...
36518905, 365233, 3652335, G11C 800
Patent
active
059912260
ABSTRACT:
An address counter cell for use in burst mode operation in a synchronous DRAM is described which, in response to a falling edge of a system clock, simultaneously loads address inputs into an external address master latch and an internal address master latch, and further enables a multiplexer to select between the external and internal address inputs. In response to a subsequent rising edge of the system clock, the selected address input is then loaded into a low-output-load capacitance slave latch and is further provided to complementary output nodes. The signal from one of the output nodes is also fedback to circuitry for incrementing the selected address internally for subsequent clock cycles remaining in the burst mode operation. Once the initial address of the burst operation has thusly been entered, for the remainder of the burst mode, the multiplexer selects the address loaded into the internal address master latch and operates as an edge-triggered flip/flop with the master latch accepting an incremented address in response to the falling edge of the system clock and with the slave latch loading and outputting the incremented address in response to the rising edge of the system clock. During a standby mode, circuitry is provided for disabling the counter cell and ensuring that the output nodes are stable and disabled.
REFERENCES:
patent: 5161120 (1992-11-01), Kajimoto et al.
patent: 5285421 (1994-02-01), Young et al.
patent: 5521878 (1996-05-01), Ohtani et al.
patent: 5586081 (1996-12-01), Mills et al.
patent: 5657481 (1997-08-01), Farmwald et al.
patent: 5675549 (1997-10-01), Ong et al.
patent: 5684752 (1997-11-01), Mills et al.
patent: 5708622 (1998-01-01), Ohtani et al.
patent: 5896341 (1999-04-01), Takahashi
Mosaid Technologies Incorporated
Nelms David
Nguyen Hien
LandOfFree
Address counter cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address counter cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address counter cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1229891