Boots – shoes – and leggings
Patent
1985-12-11
1988-09-06
Williams, Jr., Archie E.
Boots, shoes, and leggings
G06F 936, G06F 900
Patent
active
047697709
ABSTRACT:
An information processing apparatus having an address translation system includes a plurality of processors in each of which an addressing is carried out by translating a logical address into a real address in the virtual storage system for data processing. The plurality of processors include a scalar processor for translating a logical address into a real address by using an address translation table; and a vector processor for determining if the logical address to be relocated lies within a predetermined address range, for address-relocating the logical address to the real address based on a relocation table when the logical address lies within the predetermined address range, and using the logical address as a real address when the logical address lies outside of the predetermined address range. The predetermined address range and the content of the relocation table are set by the scalar processor which supervises the program storage area.
REFERENCES:
patent: 3569938 (1971-03-01), Eden et al.
patent: 3693165 (1972-09-01), Reiley et al.
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3764996 (1973-10-01), Ross
patent: 3825904 (1974-07-01), Burk et al.
patent: 3902164 (1975-08-01), Kelley et al.
patent: 3970999 (1976-07-01), Elward
patent: 4057848 (1977-11-01), Hayashi
patent: 4068303 (1978-01-01), Morita
patent: 4170039 (1979-10-01), Beacom et al.
patent: 4241401 (1980-12-01), De Ward et al.
patent: 4326248 (1982-04-01), Hinai et al.
patent: 4373179 (1983-02-01), Katsumata
patent: 4376297 (1983-03-01), Anderson et al.
patent: 4456954 (1984-06-01), Bullions, III et al.
patent: 4482952 (1984-11-01), Akagi
patent: 4521846 (1985-06-01), Scalzi et al.
patent: 4628451 (1986-09-01), Sawada et al.
patent: 4641277 (1987-02-01), Yata et al.
patent: 4654777 (1987-03-01), Nakamura
patent: 4700291 (1987-10-01), Saito
Hatakeyama Yasuhiko
Kawabe Shun
Miyadera Hiroo
Murayama Hiroshi
Hitachi , Ltd.
Phung Danh T.
Williams Jr. Archie E.
LandOfFree
Address conversion for a multiprocessor system having scalar and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address conversion for a multiprocessor system having scalar and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address conversion for a multiprocessor system having scalar and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1610737