Address-controlled automatic bus arbitration and address modific

Details Address-controlled automatic bus arbitration and address modific Address-controlled automatic bus arbitration and address modific

1983-03-01

1987-03-10

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 1318

Patent

active

046494715

ABSTRACT:
A microcomputer includes I/O ports and registers which are mapped in memory space along with RAM and ROM and in which hardware invisible to the programmer performs a bus arbitration sequence to acquire an external bus when an off-chip reference requires the bus; and in which memory space that is used for on-chip references is recovered for use in external memory by manipulating bits in the memory address.

REFERENCES:
patent: 3292151 (1966-12-01), Barnes et al.
patent: 4153933 (1979-05-01), Blume, Jr. et al.
patent: 4155118 (1979-05-01), Lamiaux
patent: 4200919 (1980-04-01), Page et al.
patent: 4393443 (1983-07-01), Lewis
patent: 4481570 (1984-11-01), Wiker

Affiliated with

Also associated with

Rating

Address-controlled automatic bus arbitration and address modific does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address-controlled automatic bus arbitration and address modific, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address-controlled automatic bus arbitration and address modific will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1024968