Patent
1991-07-31
1995-03-07
Harvey, Jack B.
G06F 1200, G06F 1316
Patent
active
053966066
ABSTRACT:
A hand held electronic data processing device has an input keyboard and a display screen. A sixteen bit central processing unit (CPU) address bus addresses read only memory (ROM) and random access memory (RAM). However, a twenty bit register provides a twenty line address bus that is employed for addressing sequential data in ROM. A direct memory access (DMA) unit provides direct transfer of data from RAM to a forty bit register which controls the state of the pixels in a 240 character liquid crystal display (LCD). The keyboard is connected in an electronic matrix with rows driven by signals applied by system address bus lines. These various functions require exclusive use of the system address bus. Accordingly an address selector is employed to determine which of the functions is to capture the system address bus; the functions being (a) CPU address of ROM and RAM, (b) Register sequential address of ROM, (c) DMA address of RAM for delivery to LCD display, and (d) the driving of the rows of the keyboard matrix.
REFERENCES:
patent: 3906457 (1975-09-01), Mahedi et al.
patent: 4383296 (1983-05-01), Sander
patent: 4464731 (1984-08-01), Nishimura
patent: 4499554 (1985-02-01), Kobayashi
patent: 4500956 (1985-02-01), Leininger
patent: 4542478 (1985-09-01), Hashimoto et al.
patent: 4543629 (1985-09-01), Carey et al.
patent: 4628482 (1986-12-01), Tachiuchi et al.
patent: 4803618 (1989-02-01), Ita et al.
patent: 4862166 (1989-08-01), Yamakawa
Grieb Robert L.
Todorovich Mark
Franklin Electronic Publishers Incorporated
Harvey Jack B.
Lane Jack A.
LandOfFree
Address bus switching between sequential and non-sequential ROM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address bus switching between sequential and non-sequential ROM , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address bus switching between sequential and non-sequential ROM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1413519