Address bit decoding for same adder circuitry for RXE instructio

Details Address bit decoding for same adder circuitry for RXE instructio Address bit decoding for same adder circuitry for RXE instructio

1998-04-30

2000-08-15

Kim, Kenneth S.

Electrical computers and digital processing systems: processing

Instruction decoding

Decoding instruction to accommodate variable length...

711214, 711220, G06F 934

Patent

active

061051268

ABSTRACT:
A computer processor floating point processor six cycle pipeline system where instruction text is fetched prior to the first cycle and decoded during the first cycle for the fetched particular instruction and the base (B) and index (X) register values are read for use in address generation. RXE Instructions are of the RX-type but extended by placing the extension of the operation code beyond the first four bytes of the instruction format and to assign the operation codes in such a way that the machine may determine the exact format from the first 8 bits of the operation code alone. ESA/390 instructions SS, RR; RX; S; RRE; RI; and the new RXE instructions have a format which can be used for fixed point processing as well as floating point processing where instructions of the RXE format have their R1, X2, B2, and D2 fields in the identical positions in said instruction register as in the RX format to enable the processor to determine from the first 8 bits of the operation code alone that an instruction being decoded is an RXE format instruction and the register indexed extensions of the RXE format instruction, after which it gates the correct information to said X-B-D adder. During the second cycle the address add of B+X+Displacement is performed and sent to the cache processor's, and during the third and fourth cycles the cache is respectively accessed and data is returned, and during a fifth cycle execution of the fetched instruction occurs with the result putaway in a sixth cycle.

REFERENCES:
patent: 4616313 (1986-10-01), Aoyagi
patent: 5345567 (1994-09-01), Hayden et al.
patent: 5535347 (1996-07-01), Growchowski et al.
patent: 5694617 (1997-12-01), Webb et al.
"Resolving Store Load Links in a Instruction Unit" by Bullions et al., IBM Technical Disclosure Bulletin, vol. 14, No. 3, Aug. 1971, p. 868.
"In Line Code Packing Method" by Crews, IBM Technical Disclosure Bulletin, vol. 14, No. 4, Sep. 1971, pp. 1334-1336.
"Self-Aligning Multidecode Mechanism" by Emma et al., IBM Technical Disclosure Bulletin, vol. 38, No. 2, Feb. 1995, p. 181.
"Enhanced Overlap in Multiple E-Unit Processors" IBM Technical Disclosure Bulletin, N309, Jan. 1990.
"Technique for Bit Array Manipulation" by Page, IBM Technical Disclosure Bulletin, vol. 16, No. 6, Nov. 1973, pp. 2021-2025.

Affiliated with

Also associated with

Rating

Address bit decoding for same adder circuitry for RXE instructio does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address bit decoding for same adder circuitry for RXE instructio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address bit decoding for same adder circuitry for RXE instructio will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2019040