Boots – shoes – and leggings
Patent
1980-04-14
1982-11-23
Thomas, James D.
Boots, shoes, and leggings
G06F 930
Patent
active
043608914
ABSTRACT:
A large scale integrated circuit is designed to handle bus-to-bus data and address transfers, manipulation, and temporary storage. A key feature of the device is that it generates error correcting code parity bits on a byte wide basis so that ECC check bits for a multi-byte word can be generated externally with a minimum of hardware, and includes circuitry responsive to an error syndrome for correcting a single error within a byte. Data manipulation capabilities include standard logical operations, single bit shift operations, binary 2's complement arithmetic addition and subtraction, and decimal addition and subtraction. In addition, an input data byte on any bus can be passed unaltered or inverted to any other bus. The device is capable of receiving operands from one or two of three bidirectional data buses, performing a desired arithmetic or logical operation on the operand or operands, and returning the result to any one of the bidirectional buses including one which may have supplied one of the operands. An instruction is decoded at the leading edge of a clock pulse, and executed during the clock pulse. The result is entered into a result register on the trailing edge of the clock pulse so that that result is available to any bus during the same microcycle the instruction and operands are received.
REFERENCES:
patent: 3710348 (1973-01-01), Craft
patent: 3890496 (1975-06-01), Hartzog
patent: 3909789 (1975-09-01), Holtey et al.
patent: 3943495 (1976-03-01), Garlic
patent: 3962682 (1976-06-01), Bennett
patent: 3978456 (1976-08-01), Moran
patent: 3979730 (1976-09-01), Bennett et al.
patent: 3984670 (1976-10-01), Erickson
patent: 4003033 (1977-01-01), O'Keefe
patent: 4058851 (1977-11-01), Scheuneman
patent: 4085448 (1978-04-01), Kogge
patent: 4125867 (1978-11-01), Cochran
patent: 4161784 (1979-07-01), Cushing
patent: 4163287 (1979-07-01), Munter
patent: 4203157 (1980-05-01), Daniels et al.
patent: 4254471 (1981-03-01), Hunt
J. Dirac, "Call Instruction", IBM Tech. Disc. Buletin, vol. 8, No. 12, May 1966, p. 1751.
Electronic Design 21, High-Performance ECL, Oct. 11, 1978, p. 19.
Electronics, Feb. 15, 1979, pp. 125-126.
Electronics Engineering Times, Feb. 18, 1980, pp. 46-47.
Branigin Michael H.
Cubranich Ladislaw D.
Henderson Edward E.
Bell James R.
Eng David Y.
Sperry Corporation
Thomas James D.
Truex Marshall M.
LandOfFree
Address and data interface unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address and data interface unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address and data interface unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1882058